loadpatents
name:-0.011711120605469
name:-0.026134967803955
name:-0.00070691108703613
Booth, Jr.; Roger Allen Patent Filings

Booth, Jr.; Roger Allen

Patent Applications and Registrations

Patent applications and USPTO patent grants for Booth, Jr.; Roger Allen.The latest application filed is for "high threshold voltage nmos transistors for low power ic technology".

Company Profile
0.23.10
  • Booth, Jr.; Roger Allen - Wappingers Falls NY US
  • Booth, Jr.; Roger Allen - Irvine CA
  • Booth, Jr.; Roger Allen - Hopewell Junction NY US
  • Booth, Jr.; Roger Allen - Rochester MN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High threshold voltage NMOS transistors for low power IC technology
Grant 8,969,969 - Chan , et al. March 3, 2
2015-03-03
High threshold voltage NMOS transistors for low power IC technology
Grant 8,927,361 - Booth, Jr. , et al. January 6, 2
2015-01-06
Capacitor with deep trench ion implantation
Grant 8,642,440 - Pei , et al. February 4, 2
2014-02-04
High Threshold Voltage Nmos Transistors For Low Power Ic Technology
App 20130196476 - Booth, JR.; Roger Allen ;   et al.
2013-08-01
Capacitor With Deep Trench Ion Implantation
App 20130099354 - Pei; Chengwen ;   et al.
2013-04-25
Structure and method to fabricate a body contact
Grant 8,409,989 - Pei , et al. April 2, 2
2013-04-02
Non-volatile memory device using hot-carrier injection
Grant 8,384,145 - Booth, Jr. , et al. February 26, 2
2013-02-26
Method of making an MIM capacitor and MIM capacitor structure formed thereby
Grant 8,288,240 - Booth, Jr. , et al. October 16, 2
2012-10-16
Structure And Method To Fabricate A Body Contact
App 20120119310 - Pei; Chengwen ;   et al.
2012-05-17
Method and mesh reference structures for implementing Z-axis cross-talk reduction through copper sputtering onto mesh reference planes
Grant 8,053,352 - Booth, Jr. , et al. November 8, 2
2011-11-08
Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures
Grant 7,879,660 - Booth, Jr. , et al. February 1, 2
2011-02-01
Bulk FinFET device
Grant 7,863,122 - Booth, Jr. , et al. January 4, 2
2011-01-04
High Threshold Voltage NMOS Transistors For Low Power IC Technology
App 20100237425 - Chan; Victor W.C. ;   et al.
2010-09-23
Integrated circuits comprising resistors having different sheet resistances and methods of fabricating the same
Grant 7,785,979 - Booth, Jr. , et al. August 31, 2
2010-08-31
Method Of Making An Mim Capacitor And Mim Capacitor Structure Formed Thereby
App 20100207246 - Booth, JR.; Roger Allen ;   et al.
2010-08-19
Non-volatile Memory Device Using Hot-carrier Injection
App 20100193854 - Booth, JR.; Roger Allen ;   et al.
2010-08-05
Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures
Grant 7,692,250 - Booth, Jr. , et al. April 6, 2
2010-04-06
Bulk FinFET device
Grant 7,667,248 - Booth, Jr. , et al. February 23, 2
2010-02-23
Patterned silicon-on-insulator layers and methods for forming the same
Grant 7,659,599 - Booth, Jr. , et al. February 9, 2
2010-02-09
Integrated Circuits Comprising Resistors Having Different Sheet Resistances And Methods Of Fabricating The Same
App 20100013026 - Booth, JR.; Roger Allen ;   et al.
2010-01-21
Method And Apparatus For Implementing Reduced Coupling Effects On Single Ended Clocks
App 20090189635 - Booth, JR.; Roger Allen ;   et al.
2009-07-30
Patterned silicon-on-insulator layers and methods for forming the same
Grant 7,566,629 - Booth, Jr. , et al. July 28, 2
2009-07-28
Bulk FinFET device
Grant 7,517,764 - Booth, Jr. , et al. April 14, 2
2009-04-14
Method and Structure for Implementing Control of Mechanical Flexibility With Variable Pitch Meshed Reference Planes Yielding Nearly Constant Signal Impedance
App 20080230259 - Booth Jr.; Roger Allen ;   et al.
2008-09-25
Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures
Grant 7,352,034 - Booth, Jr. , et al. April 1, 2
2008-04-01
Method and apparatus for implementing automatic-calibration of TDR probing system
Grant 7,353,130 - Booth, Jr. , et al. April 1, 2
2008-04-01
Method and apparatus for implementing automatic-calibration of TDR probing system
Grant 7,299,144 - Booth, Jr. , et al. November 20, 2
2007-11-20
Modular heat sink decoupling capacitor array forming heat sink fins and power distribution interposer module
Grant 7,235,875 - Booth, Jr. , et al. June 26, 2
2007-06-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed