loadpatents
name:-0.06155800819397
name:-0.058980941772461
name:-0.0028009414672852
Booth, Jr.; Roger A. Patent Filings

Booth, Jr.; Roger A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Booth, Jr.; Roger A..The latest application filed is for "metal trench capacitor and improved isolation and methods of manufacture".

Company Profile
2.68.49
  • Booth, Jr.; Roger A. - Irvine CA
  • Booth, Jr.; Roger A. - San Diego CA
  • Booth, Jr.; Roger A. - Wappingers Falls NY
  • Booth, Jr.; Roger A. - Wappinger Falls NY US
  • Booth, Jr.; Roger A. - Hopewell Junction NY US
  • Booth, Jr.; Roger A. - Rochester MN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Metal trench capacitor and improved isolation and methods of manufacture
Grant 10,818,668 - Booth, Jr. , et al. October 27, 2
2020-10-27
Metal Trench Capacitor And Improved Isolation And Methods Of Manufacture
App 20180083009 - BOOTH, JR.; Roger A. ;   et al.
2018-03-22
Metal trench capacitor and improved isolation and methods of manufacture
Grant 9,899,391 - Booth, Jr. , et al. February 20, 2
2018-02-20
Metal Trench Capacitor And Improved Isolation And Methods Of Manufacture
App 20170117280 - BOOTH, JR.; Roger A. ;   et al.
2017-04-27
Metal trench capacitor and improved isolation and methods of manufacture
Grant 9,583,497 - Booth, Jr. , et al. February 28, 2
2017-02-28
Method of forming substrate contact for semiconductor on insulator (SOI) substrate
Grant 9,478,600 - Wang , et al. October 25, 2
2016-10-25
Metal Trench Capacitor And Improved Isolation And Methods Of Manufacture
App 20160133631 - BOOTH, JR.; Roger A. ;   et al.
2016-05-12
Method of forming substrate contact for semiconductor on insulator (SOI) substrate
Grant 9,293,520 - Wang , et al. March 22, 2
2016-03-22
Metal trench capacitor and improved isolation and methods of manufacture
Grant 9,287,272 - Booth, Jr. , et al. March 15, 2
2016-03-15
Structure and method for forming programmable high-K/metal gate memory device
Grant 9,281,390 - Booth, Jr. , et al. March 8, 2
2016-03-08
Self-aligned devices and methods of manufacture
Grant 9,159,578 - Booth, Jr. , et al. October 13, 2
2015-10-13
Embedded DRAM for extremely thin semiconductor-on-insulator
Grant 9,059,213 - Booth, Jr. , et al. June 16, 2
2015-06-16
Deep isolation trench structure and deep trench capacitor on a semiconductor-on-insulator substrate
Grant 8,936,992 - Booth, Jr. , et al. January 20, 2
2015-01-20
Metal Trench Capacitor And Improved Isolation And Methods Of Manufacture
App 20150014814 - BOOTH, JR.; Roger A. ;   et al.
2015-01-15
Method and structure for forming a deep trench capacitor
Grant 8,921,198 - Booth, Jr. , et al. December 30, 2
2014-12-30
Interdigitated vertical native capacitor
Grant 8,916,919 - Thompson , et al. December 23, 2
2014-12-23
Metal trench capacitor and improved isolation and methods of manufacture
Grant 8,846,470 - Booth, Jr. , et al. September 30, 2
2014-09-30
High density memory cells using lateral epitaxy
Grant 8,829,585 - Booth, Jr. , et al. September 9, 2
2014-09-09
Deep isolation trench structure and deep trench capacitor on a semiconductor-on-insulator substrate
Grant 8,809,994 - Booth, Jr. , et al. August 19, 2
2014-08-19
Self-aligned Devices And Methods Of Manufacture
App 20140170854 - BOOTH, JR.; Roger A. ;   et al.
2014-06-19
Method Of Forming Substrate Contact For Semiconductor On Insulator (soi) Substrate
App 20140154849 - Wang; Geng ;   et al.
2014-06-05
Deep Isolation Trench Structure And Deep Trench Capacitor On A Semiconductor-on-insulator Substrate
App 20140120688 - Booth, JR.; Roger A. ;   et al.
2014-05-01
Self-aligned devices and methods of manufacture
Grant 8,691,697 - Booth, Jr. , et al. April 8, 2
2014-04-08
High capacitance trench capacitor
Grant 8,664,075 - Wong , et al. March 4, 2
2014-03-04
Self aligned impact-ionization MOS (I-MOS) device and methods of manufacture
Grant 8,652,916 - Booth, Jr. , et al. February 18, 2
2014-02-18
Method of forming substrate contact for semiconductor on insulator (SOI) substrate
Grant 8,647,945 - Wang , et al. February 11, 2
2014-02-11
Programmable high-k/metal gate memory device
Grant 8,629,009 - Booth, Jr. , et al. January 14, 2
2014-01-14
Structure And Method For Forming Programmable High-k/metal Gate Memory Device
App 20130328136 - Booth, JR.; Roger A. ;   et al.
2013-12-12
Field effect transistors with low body resistance and self-balanced body potential
Grant 8,564,069 - Booth, Jr. , et al. October 22, 2
2013-10-22
Self-aligned Strap For Embedded Capacitor And Replacement Gate Devices
App 20130267071 - Booth, JR.; Roger A. ;   et al.
2013-10-10
Embedded Dram For Extremely Thin Semiconductor-on-insulator
App 20130230949 - Booth, JR.; Roger A. ;   et al.
2013-09-05
Method Of Forming Substrate Contact For Semiconductor On Insulator (soi) Substrate
App 20130214382 - Wang; Geng ;   et al.
2013-08-22
Method and structure for forming high performance MOS capacitor along with fully depleted semiconductor on insulator devices on the same chip
Grant 8,513,723 - Booth, Jr. , et al. August 20, 2
2013-08-20
High capacitance trench capacitor
Grant 8,492,818 - Wong , et al. July 23, 2
2013-07-23
Self-aligned strap for embedded capacitor and replacement gate devices
Grant 8,492,811 - Booth, Jr. , et al. July 23, 2
2013-07-23
High Capacitance Trench Capacitor
App 20130183805 - Wong; Keith Kwong Hon ;   et al.
2013-07-18
Polysilicon resistor and E-fuse for integration with metal gate and high-k dielectric
Grant 8,481,397 - Booth, Jr. , et al. July 9, 2
2013-07-09
Deep Isolation Trench Structure And Deep Trench Capacitor On A Semiconductor-on-insulator Substrate
App 20130147007 - Booth, JR.; Roger A. ;   et al.
2013-06-13
Back-end-of-line planar resistor
Grant 8,455,768 - Booth, Jr. , et al. June 4, 2
2013-06-04
Three dimensional integrated deep trench decoupling capacitors
Grant 8,455,979 - Booth, Jr. , et al. June 4, 2
2013-06-04
Embedded DRAM for extremely thin semiconductor-on-insulator
Grant 8,455,875 - Booth, Jr. , et al. June 4, 2
2013-06-04
Integrated circuit with finFETs and MIM fin capacitor
Grant 8,420,476 - Booth, Jr. , et al. April 16, 2
2013-04-16
Interdigitated vertical parallel capacitor
Grant 8,378,450 - Booth, Jr. , et al. February 19, 2
2013-02-19
Interdigitated Vertical Native Capacitor
App 20120326270 - Thompson; Eric ;   et al.
2012-12-27
Metal Trench Capacitor And Improved Isolation And Methods Of Manufacture
App 20120306049 - Booth, JR.; Roger A. ;   et al.
2012-12-06
High Density Memory Cells Using Lateral Epitaxy
App 20120305998 - Booth, JR.; Roger A. ;   et al.
2012-12-06
Structure and method to fabricate pFETS with superior GIDL by localizing workfunction
Grant 8,299,530 - Pei , et al. October 30, 2
2012-10-30
Self Aligned Impact-ionization Mos (i-mos) Device And Methods Of Manufacture
App 20120208338 - BOOTH, JR.; Roger A. ;   et al.
2012-08-16
Dynamic random access memory cell including an asymmetric transistor and a columnar capacitor
Grant 8,242,549 - Booth, Jr. , et al. August 14, 2
2012-08-14
Forming implanted plates for high aspect ratio trenches using staged sacrificial layer removal
Grant 8,232,162 - Booth, Jr. , et al. July 31, 2
2012-07-31
Programmable High-k/metal Gate Memory Device
App 20120184073 - Booth, JR.; Roger A. ;   et al.
2012-07-19
Method For Tuning The Trheshold Voltage Of A Metal Gate And High-k Device
App 20120181661 - BOOTH, JR.; ROGER A. ;   et al.
2012-07-19
Three dimensional integrated deep trench decoupling capacitors
Grant 8,222,104 - Booth, Jr. , et al. July 17, 2
2012-07-17
Method Of Forming Substrate Contact For Semiconductor On Insulator (soi) Substrate
App 20120139080 - Wang; Geng ;   et al.
2012-06-07
Three Dimensional Integrated Deep Trench Decoupling Capacitors
App 20120133023 - Booth, JR.; Roger A. ;   et al.
2012-05-31
Back-end-of-line Planar Resistor
App 20120118619 - Booth, JR.; Roger A. ;   et al.
2012-05-17
Self-aligned Devices And Methods Of Manufacture
App 20120122315 - BOOTH, JR.; ROGER A. ;   et al.
2012-05-17
Self-aligned Strap For Embedded Capacitor And Replacement Gate Devices
App 20120068237 - Booth, JR.; Roger A. ;   et al.
2012-03-22
Forming Implanted Plates For High Aspect Ratio Trenches Using Staged Sacrificial Layer Removal
App 20120064694 - BOOTH, JR.; Roger A. ;   et al.
2012-03-15
High Capacitance Trench Capacitor
App 20120061798 - Wong; Keich Kwong Hon ;   et al.
2012-03-15
Integrated Circuit With Finfets And Mim Fin Capacitor
App 20110291166 - Booth, JR.; Roger A. ;   et al.
2011-12-01
Embedded Dram For Extremely Thin Semiconductor-on-insulator
App 20110272762 - Booth, JR.; Roger A. ;   et al.
2011-11-10
Fin anti-fuse with reduced programming voltage
Grant 8,030,736 - Booth, Jr. , et al. October 4, 2
2011-10-04
STRUCTURE AND METHOD TO FABRICATE pFETS WITH SUPERIOR GIDL BY LOCALIZING WORKFUNCTION
App 20110215412 - Pei; Chengwen ;   et al.
2011-09-08
Polysilicon Resistor And E-fuse For Integration With Metal Gate And High-k Dielectric
App 20110215321 - Booth, JR.; Roger A. ;   et al.
2011-09-08
Method And Structure For Forming High Performance Mos Capacitor Along With Fully Depleted Semiconductor On Insulator Devices On The Same Chip
App 20110175152 - Booth, JR.; Roger A. ;   et al.
2011-07-21
Trench anti-fuse structures for a programmable integrated circuit
Grant 7,977,766 - Booth, Jr. , et al. July 12, 2
2011-07-12
Interdigitated Vertical Parallel Capacitor
App 20110049674 - Booth, Jr.; Roger A. ;   et al.
2011-03-03
Fin Anti-fuse With Reduced Programming Voltage
App 20110031582 - Booth, JR.; Roger A. ;   et al.
2011-02-10
Three Dimensional Integrated Deep Trench Decoupling Capacitors
App 20110018095 - Booth, JR.; Roger A. ;   et al.
2011-01-27
Shallow trench capacitor compatible with high-K / metal gate
Grant 7,875,919 - Booth, Jr. , et al. January 25, 2
2011-01-25
Metal gate compatible flash memory gate stack
Grant 7,834,387 - Booth, Jr. , et al. November 16, 2
2010-11-16
Electrical antifuse having a multi-thickness dielectric layer
Grant 7,825,479 - Booth, Jr. , et al. November 2, 2
2010-11-02
Trench Anti-fuse Structures For A Programmable Integrated Circuit
App 20100230781 - Booth, JR.; Roger A. ;   et al.
2010-09-16
Electrically programmable .pi.-shaped fuse structures and design process therefore
Grant 7,784,009 - Booth, Jr. , et al. August 24, 2
2010-08-24
Dynamic Random Access Memory Cell Including An Asymmetric Transistor And A Columnar Capacitor
App 20100207179 - Booth, JR.; Roger A. ;   et al.
2010-08-19
Method For Tuning The Threshold Voltage Of A Metal Gate And High-k Device
App 20100200949 - Booth, JR.; Roger A. ;   et al.
2010-08-12
Structure And Method For Forming Programmable High-k/metal Gate Memory Device
App 20100181620 - Booth, JR.; Roger A. ;   et al.
2010-07-22
Electrical fuse having a thin fuselink
Grant 7,759,766 - Booth, Jr. , et al. July 20, 2
2010-07-20
Tunneling effect transistor with self-aligned gate
Grant 7,700,466 - Booth, Jr. , et al. April 20, 2
2010-04-20
Embedded trench capacitor having a high-k node dielectric and a metallic inner electrode
Grant 7,671,394 - Booth, Jr. , et al. March 2, 2
2010-03-02
Electrical Antifuse Having A Multi-thickness Dielectric Layer
App 20100032732 - Booth, JR.; Roger A. ;   et al.
2010-02-11
Electrically programmable .pi.-shaped fuse structures and methods of fabrication thereof
Grant 7,656,005 - Booth, Jr. , et al. February 2, 2
2010-02-02
High Density Printed Circuit Board Interconnect and Method of Assembly
App 20090277670 - Booth, JR.; Roger A. ;   et al.
2009-11-12
Metal Gate Compatible Flash Memory Gate Stack
App 20090256211 - Booth, Jr.; Roger A. ;   et al.
2009-10-15
Shallow Trench Capacitor Compatible With High-k / Metal Gate
App 20090242953 - Booth, JR.; Roger A. ;   et al.
2009-10-01
Emc Shielding For Printed Circuits Using Flexible Printed Circuit Materials
App 20090213565 - Booth, Jr.; Roger A. ;   et al.
2009-08-27
FinFET with top body contact
Grant 7,550,773 - Booth, Jr. , et al. June 23, 2
2009-06-23
Electrically programmable fuse structures with narrowed width regions configured to enhance current crowding and methods of fabricating thereof
Grant 7,531,388 - Booth, Jr. , et al. May 12, 2
2009-05-12
Apparatus for accessing and probing the connections between a chip package and a printed circuit board
Grant 7,525,299 - Rudrud , et al. April 28, 2
2009-04-28
Embedded Trench Capacitor Having A High-k Node Dielectric And A Metallic Inner Electrode
App 20090101956 - Booth, JR.; Roger A. ;   et al.
2009-04-23
Methods For Manufacturing A Semi-buried Via And Articles Comprising The Same
App 20090056998 - Booth, Jr.; Roger A. ;   et al.
2009-03-05
Electrical Fuse Having A Thin Fuselink
App 20090051002 - Booth, JR.; Roger A. ;   et al.
2009-02-26
Tunneling Effect Transistor With Self-aligned Gate
App 20090026491 - Booth, JR.; Roger A. ;   et al.
2009-01-29
Finfet With Top Body Contact
App 20090001464 - Booth, JR.; Roger A. ;   et al.
2009-01-01
Electrically programmable fuse structures with narrowed width regions configured to enhance current crowding and methods of fabrication thereof
Grant 7,417,300 - Booth, Jr. , et al. August 26, 2
2008-08-26
Electrically programmable .pi.-shaped fuse structures and methods of fabrication thereof
Grant 7,288,804 - Booth, Jr. , et al. October 30, 2
2007-10-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed