loadpatents
name:-0.055817842483521
name:-0.049501895904541
name:-0.0039680004119873
Bolotov; Anatoli A. Patent Filings

Bolotov; Anatoli A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bolotov; Anatoli A..The latest application filed is for "high speed flexible packet classification using network processors".

Company Profile
0.48.43
  • Bolotov; Anatoli A. - San Jose CA
  • Bolotov; Anatoli A. - Cupertino CA US
  • Bolotov; Anatoli A. - Saratoga CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High speed flexible packet classification using network processors
Grant 11,418,632 - Bolotov , et al. August 16, 2
2022-08-16
High Speed Flexible Packet Classification Using Network Processors
App 20170171362 - Bolotov; Anatoli A. ;   et al.
2017-06-15
Decoding based on randomized hard decisions
Grant 9,553,612 - Bolotov , et al. January 24, 2
2017-01-24
Low depth combinational finite field multiplier
Grant 9,417,847 - Gashkov , et al. August 16, 2
2016-08-16
Systems and methods for reduced constraint code data processing
Grant 9,281,843 - Li , et al. March 8, 2
2016-03-08
Decoding Based On Randomized Hard Decisions
App 20150333776 - Bolotov; Anatoli A. ;   et al.
2015-11-19
LDPC decoder trapping set identification
Grant 8,996,971 - Zhang , et al. March 31, 2
2015-03-31
Low density parity check decoder with miscorrection handling
Grant 8,996,969 - Bolotov , et al. March 31, 2
2015-03-31
Irregular low density parity check decoder with low syndrome error handling
Grant 8,929,009 - Yang , et al. January 6, 2
2015-01-06
Correcting errors in miscorrected codewords using list decoding
Grant 8,898,539 - Han , et al. November 25, 2
2014-11-25
Systems and Methods for Protected Data Encoding
App 20140325303 - Yang; Shaohua ;   et al.
2014-10-30
Systems and Methods for Reduced Constraint Code Data Processing
App 20140289582 - Li; Shu ;   et al.
2014-09-25
Multi-read Port Memory
App 20140281284 - Block; Stefan G. ;   et al.
2014-09-18
Unified architecture for crypto functional units
Grant 8,831,221 - Bolotov , et al. September 9, 2
2014-09-09
Dynamically controlling the number of local iterations in an iterative decoder
Grant 8,832,532 - Bolotov , et al. September 9, 2
2014-09-09
Data shredding RAID mode
Grant 8,806,227 - Grinchuk , et al. August 12, 2
2014-08-12
Systems and methods for penalty based multi-variant encoding
Grant 8,797,668 - Grinchuk , et al. August 5, 2
2014-08-05
Systems and methods for locating and correcting decoder mis-corrections
Grant 8,782,487 - Yang , et al. July 15, 2
2014-07-15
Irregular Low Density Parity Check Decoder With Low Syndrome Error Handling
App 20140168811 - Yang; Shaohua ;   et al.
2014-06-19
Low Density Parity Check Decoder With Miscorrection Handling
App 20140164866 - Bolotov; Anatoli A. ;   et al.
2014-06-12
High throughput frame check sequence module architecture
Grant 8,683,291 - Grinchuk , et al. March 25, 2
2014-03-25
Correcting Errors In Miscorrected Codewords Using List Decoding
App 20140075264 - Han; Yang ;   et al.
2014-03-13
LDPC Decoder Trapping Set Identification
App 20140068367 - Zhang; Fan ;   et al.
2014-03-06
Dynamically Controlling The Number Of Local Iterations In An Iterative Decoder
App 20130346824 - Bolotov; Anatoli A. ;   et al.
2013-12-26
Systems and Methods for Locating and Correcting Decoder Mis-Corrections
App 20130283114 - Yang; Shaohua ;   et al.
2013-10-24
High performance arithmetic logic unit (ALU) for cryptographic applications with built-in countermeasures against side channel attacks
Grant 8,359,479 - Grinchuk , et al. January 22, 2
2013-01-22
High Throughput Frame Check Sequence Module Architecture
App 20120324319 - Grinchuk; Mikhail I. ;   et al.
2012-12-20
Architecture and implementation method of programmable arithmetic controller for cryptographic applications
Grant 8,302,083 - Bolotov , et al. October 30, 2
2012-10-30
Low Depth Combinational Finite Field Multiplier
App 20120226731 - Gashkov; Sergey B. ;   et al.
2012-09-06
Unified Architecture For Crypto Functional Units
App 20120076298 - Bolotov; Anatoli A. ;   et al.
2012-03-29
Memory mapping for parallel turbo decoding
Grant 8,132,075 - Andreev , et al. March 6, 2
2012-03-06
Multimode block cipher architectures
Grant 8,023,644 - Bolotov , et al. September 20, 2
2011-09-20
Flexible hardware architecture for ECC/HECC based cryptography
Grant 7,961,872 - Bolotov , et al. June 14, 2
2011-06-14
Built in test controller with a downloadable testing program
Grant 7,882,406 - Andreev , et al. February 1, 2
2011-02-01
Command language for memory testing
Grant 7,856,577 - Andreev , et al. December 21, 2
2010-12-21
Generation of test sequences during memory built-in self testing of multiple memories
Grant 7,788,563 - Andreev , et al. August 31, 2
2010-08-31
Architecture and implementation method of programmable arithmetic controller for cryptographic applications
App 20100191935 - Bolotov; Anatoli A. ;   et al.
2010-07-29
High performance arithmetic logic unit (ALU) for cryptographic applications with built-in countermeasures against side channel attacks
App 20100017622 - Grinchuk; Mikhail I. ;   et al.
2010-01-21
Generation Of Test Sequences During Memory Built-In Self Testing Of Multiple Memories
App 20090316507 - Andreev; Alexandre E. ;   et al.
2009-12-24
Built In Test Controller With A Downloadable Testing Program
App 20090282303 - Andreev; Alexandre ;   et al.
2009-11-12
Sequential tester for longest prefix search engines
Grant 7,548,844 - Andreev , et al. June 16, 2
2009-06-16
Command Language For Memory Testing
App 20090133003 - Andreev; Alexander E. ;   et al.
2009-05-21
Memory BISR architecture for a slice
Grant 7,430,694 - Andreev , et al. September 30, 2
2008-09-30
Memory timing model with back-annotating
Grant 7,415,686 - Andreev , et al. August 19, 2
2008-08-19
Flexible hardware architecture for ECC/HECC based crytography
App 20080130873 - Bolotov; Anatoli A. ;   et al.
2008-06-05
Multimode Block Cipher Architectures
App 20080130872 - Bolotov; Anatoli A. ;   et al.
2008-06-05
Memory Mapping For Parallel Turbo Decoding
App 20080049719 - Andreev; Alexander E. ;   et al.
2008-02-28
Data Shredding RAID Mode
App 20080046764 - Grinchuk; Mikhail I. ;   et al.
2008-02-21
Memory BISR controller architecture
Grant 7,328,382 - Andreev , et al. February 5, 2
2008-02-05
Memory mapping for parallel turbo decoding
Grant 7,305,593 - Andreev , et al. December 4, 2
2007-12-04
Sequential tester for longest prefix search engines
App 20070276648 - Andreev; Alexander E. ;   et al.
2007-11-29
RRAM communication system
Grant 7,283,385 - Andreev , et al. October 16, 2
2007-10-16
Memory timing model with back-annotating
App 20070143648 - Andreev; Alexander ;   et al.
2007-06-21
Search engine for large-width data
Grant 7,231,383 - Andreev , et al. June 12, 2
2007-06-12
Process and apparatus for memory mapping
Grant 7,219,321 - Nikitin , et al. May 15, 2
2007-05-15
Method and BIST architecture for fast memory testing in platform-based integrated circuit
Grant 7,216,278 - Andreev , et al. May 8, 2
2007-05-08
Sequential tester for longest prefix search engines
Grant 7,200,785 - Andreev , et al. April 3, 2
2007-04-03
FIFO memory with single port memory modules for allowing simultaneous read and write operations
Grant 7,181,563 - Andreev , et al. February 20, 2
2007-02-20
Built-in functional tester for search engines
Grant 7,082,561 - Andreev , et al. July 25, 2
2006-07-25
Memory BISR architecture for a slice
App 20060161803 - Andreev; Alexander E. ;   et al.
2006-07-20
Memory BISR controller architecture
App 20060161804 - Andreev; Alexander E. ;   et al.
2006-07-20
Method and BIST architecture for fast memory testing in platform-based integrated circuit
App 20060156088 - Andreev; Alexander E. ;   et al.
2006-07-13
Integrated circuit and process for identifying minimum or maximum input value among plural inputs
Grant 7,072,922 - Andreev , et al. July 4, 2
2006-07-04
RRAM communication system
App 20060136775 - Andreev; Alexander E. ;   et al.
2006-06-22
Method for generating tech-library for logic function
Grant 7,062,726 - Andreev , et al. June 13, 2
2006-06-13
Process for designing comparators and adders of small depth
Grant 7,020,865 - Grinchuk , et al. March 28, 2
2006-03-28
Process and apparatus for memory mapping
App 20050240746 - Nikitin, Andrey A. ;   et al.
2005-10-27
FIFO memory with single port memory modules for allowing simultaneous read and write operations
App 20050091465 - Andreev, Alexander E. ;   et al.
2005-04-28
Memory that allows simultaneous read requests
Grant 6,886,088 - Andreev , et al. April 26, 2
2005-04-26
Memory mapping for parallel turbo decoding
App 20050050426 - Andreev, Alexander E. ;   et al.
2005-03-03
Process for designing comparators and adders of small depth
App 20050005255 - Grinchuk, Mikhail I. ;   et al.
2005-01-06
Method for generating tech-library for logic function
App 20040221247 - Andreev, Alexandre E. ;   et al.
2004-11-04
Sequential tester for longest prefix search engines
App 20040181719 - Andreev, Alexander E. ;   et al.
2004-09-16
Integrated circuit and process for identifying minimum or maximum input value among plural inputs
App 20040117416 - Andreev, Alexander E. ;   et al.
2004-06-17
Memory that allows simultaneous read requests
App 20040107308 - Andreev, Egor A. ;   et al.
2004-06-03
Fast free memory address controller
Grant 6,662,287 - Andreev , et al. December 9, 2
2003-12-09
Search engine for large-width data
App 20030208475 - Andreev, Alexander E. ;   et al.
2003-11-06
Built-in functional tester for search engines
App 20030204799 - Andreev, Alexander E. ;   et al.
2003-10-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed