Boland; Bernard W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Boland; Bernard W..The latest application filed is for "solid state illuminating system".

Company Profile

0.17.3

Boland; Bernard W. - Mesa AZ US
Boland; Bernard W. - Hillsboro OR
Boland; Bernard W. - Scottsdale AZ
Boland; Bernard W. - Phoenix AZ

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Solid state illuminating system Grant 8,796,944 - Boland , et al. August 5, 2	2014-08-05
Solid State Illuminating System App 20130099677 - Boland; Bernard W. ; et al.	2013-04-25
Circuit to indicate the status of a supply voltage Grant 6,574,577 - Stapleton , et al. June 3, 2	2003-06-03
Circuit to indicate the status of a supply voltage App 20020072871 - Stapleton, Michael A. ; et al.	2002-06-13
Supply voltage sequencing circuit Grant 6,316,924 - Stapleton , et al. November 13, 2	2001-11-13
Method of making a semiconductor device having improved frequency response Grant 5,254,491 - Boland , et al. October 19, 1	1993-10-19
Semiconductor device and method therefore Grant 5,145,795 - Sanders , et al. September 8, 1	1992-09-08
Planar dielectric isolated wafer Grant 5,114,875 - Baker , et al. May 19, 1	1992-05-19
Method for planarizing isolated regions Grant 5,084,407 - Boland , et al. January 28, 1	1992-01-28
Fabrication of dielectrically isolated semiconductor device Grant 5,001,075 - Boland , et al. March 19, 1	1991-03-19
Monolithic temperature compensated voltage-reference diode and method for its manufacture Grant 4,886,762 - Boland , et al. December 12, 1	1989-12-12
Monolithic temperature compensated voltage-reference diode and method of its manufacture Grant 4,870,467 - Boland , et al. September 26, 1	1989-09-26
Process for dielectrically isolated semiconductor structure Grant 4,649,630 - Boland , et al. March 17, 1	1987-03-17
Epitaxially isolated semiconductor device process utilizing etch and refill technique Grant 4,636,269 - Boland January 13, 1	1987-01-13
Method for manufacturing and epitaxially isolated semiconductor utilizing etch and refill technique Grant 4,609,413 - Boland September 2, 1	1986-09-02
Method of fabricating an ensulated gate field-effect device Grant 4,010,290 - Boland March 1, 1	1977-03-01
Amorphous Silicon Film As A Uv Filter Grant 3,743,847 - Boland July 3, 1	1973-07-03
Insulated Gate Field-effect Device And Method Of Fabrication Grant 3,696,276 - Boland October 3, 1	1972-10-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.