loadpatents
Patent applications and USPTO patent grants for Bohra; Fakhruddin Ali.The latest application filed is for "configurable multiplexing circuitry".
Patent | Date |
---|---|
System device and method for providing single port memory access in bitcell array by tracking dummy wordline Grant 11,386,937 - Gupta , et al. July 12, 2 | 2022-07-12 |
Circuit architecture to derive higher mux from lower mux design Grant 11,222,670 - Gupta , et al. January 11, 2 | 2022-01-11 |
Configurable Multiplexing Circuitry App 20210335397 - Bohra; Fakhruddin Ali ;   et al. | 2021-10-28 |
Column Multiplexer Circuitry App 20210304816 - Gupta; Lalit ;   et al. | 2021-09-30 |
Write Assist Circuitry App 20210158865 - Gupta; Lalit ;   et al. | 2021-05-27 |
Write assist circuitry Grant 11,004,503 - Gupta , et al. May 11, 2 | 2021-05-11 |
Circuit Architecture to Derive Higher Mux From Lower Mux Design App 20210110851 - Gupta; Lalit ;   et al. | 2021-04-15 |
Pulse Stretcher Circuitry App 20210111711 - Dwivedi; Shri Sagar ;   et al. | 2021-04-15 |
Memory Access Techniques App 20210110853 - Gupta; Lalit ;   et al. | 2021-04-15 |
Column Multiplexing Techniques App 20210110867 - Gupta; Lalit ;   et al. | 2021-04-15 |
Read and Write Access Techniques App 20210098032 - Gupta; Lalit ;   et al. | 2021-04-01 |
Dummy wordline design techniques Grant 10,943,670 - Gupta , et al. March 9, 2 | 2021-03-09 |
Dummy Wordline Design Techniques App 20210065839 - Gupta; Lalit ;   et al. | 2021-03-04 |
Integrated circuit using discharging circuitries for bit lines Grant 10,878,892 - Gupta , et al. December 29, 2 | 2020-12-29 |
Pulse stretcher circuitry Grant 10,873,324 - Dwivedi , et al. December 22, 2 | 2020-12-22 |
Bitline Precharge Circuitry App 20200388309 - Gupta; Lalit ;   et al. | 2020-12-10 |
Routing structures for memory applications Grant 10,839,861 - Nautiyal , et al. November 17, 2 | 2020-11-17 |
Coupling compensation circuitry Grant 10,755,774 - Nautiyal , et al. A | 2020-08-25 |
Dummy bitline circuitry Grant 10,748,583 - Gupta , et al. A | 2020-08-18 |
Providing a discharge boundary using bitline discharge control circuitry for an integrated circuit Grant 10,734,065 - Sisodia , et al. | 2020-08-04 |
Coupling Compensation Circuitry App 20200219559 - Nautiyal; Vivek ;   et al. | 2020-07-09 |
Transition coupling circuitry for memory applications Grant 10,672,459 - Li , et al. | 2020-06-02 |
High-speed memory architecture Grant 10,622,038 - Gupta , et al. | 2020-04-14 |
Coupling compensation circuitry Grant 10,600,477 - Nautiyal , et al. | 2020-03-24 |
Pulse Stretcher Circuitry App 20200014373 - Dwivedi; Shri Sagar ;   et al. | 2020-01-09 |
High-Speed Memory Architecture App 20200005836 - Gupta; Lalit ;   et al. | 2020-01-02 |
Integrated Circuit Using Discharging Circuitries for Bit Lines App 20190325949 - Gupta; Lalit ;   et al. | 2019-10-24 |
Coupling Compensation Circuitry App 20190325948 - Nautiyal; Vivek ;   et al. | 2019-10-24 |
Transition Coupling Circuitry for Memory Applications App 20190244656 - Li; Yicong ;   et al. | 2019-08-08 |
Routing Structures for Memory Applications App 20190237111 - Nautiyal; Vivek ;   et al. | 2019-08-01 |
Dummy Bitline Circuitry App 20190198064 - Gupta; Lalit ;   et al. | 2019-06-27 |
Dummy Wordline Tracking Circuitry App 20190122724 - Gupta; Lalit ;   et al. | 2019-04-25 |
Dummy wordline tracking circuitry Grant 10,269,416 - Gupta , et al. | 2019-04-23 |
Bitline Discharge Control Circuitry App 20190066770 - Sisodia; Rajiv Kumar ;   et al. | 2019-02-28 |
Bitline write assist circuitry Grant 10,217,496 - Nautiyal , et al. Feb | 2019-02-26 |
Skewed corner tracking for memory write operations Grant 10,147,482 - Dasani , et al. De | 2018-12-04 |
Skewed Corner Tracking for Memory Write Operations App 20180268894 - Dasani; Jitendra ;   et al. | 2018-09-20 |
Integrated circuit using shaping and timing circuitries Grant 10,074,410 - Nautiyal , et al. September 11, 2 | 2018-09-11 |
Integrated circuit using topology configurations Grant 10,056,121 - Khayatzadeh , et al. August 21, 2 | 2018-08-21 |
Port modes for use with memory Grant 10,049,709 - Yeung , et al. August 14, 2 | 2018-08-14 |
SRAM architecture with bitcells of varying speed and density Grant 9,953,701 - Bohra , et al. April 24, 2 | 2018-04-24 |
Integrated Circuit Using Shaping and Timing Circuitries App 20180096715 - Nautiyal; Vivek ;   et al. | 2018-04-05 |
Redundancy schemes for memory cell repair Grant 9,911,510 - Kwon , et al. March 6, 2 | 2018-03-06 |
Read assist circuitry Grant 9,824,749 - Nautiyal , et al. November 21, 2 | 2017-11-21 |
Memory with multiple write ports Grant 9,721,624 - Yeung , et al. August 1, 2 | 2017-08-01 |
Redundancy schemes for memory Grant 9,711,243 - Nautiyal , et al. July 18, 2 | 2017-07-18 |
Port Modes for Use With Memory App 20170194046 - Yeung, JR.; Gus ;   et al. | 2017-07-06 |
Integrated Circuit Using Topology Configurations App 20170178700 - Khayatzadeh; Mahmood ;   et al. | 2017-06-22 |
Integrated circuit using topology configurations Grant 9,589,601 - Khayatzadeh , et al. March 7, 2 | 2017-03-07 |
High density memory architecture Grant 9,583,209 - Roy , et al. February 28, 2 | 2017-02-28 |
Integrated Circuit Using Topology Configurations App 20160276000 - Khayatzadeh; Mahmood ;   et al. | 2016-09-22 |
Integrated circuit with signal assist circuitry and method of operating the circuit Grant 9,407,265 - Srinath , et al. August 2, 2 | 2016-08-02 |
Memory With Multiple Write Ports App 20160180896 - YEUNG; Gus ;   et al. | 2016-06-23 |
Memory device and method of controlling leakage current within such a memory device Grant 9,171,634 - Zheng , et al. October 27, 2 | 2015-10-27 |
Integrated Circuit With Signal Assist Circuitry And Method Of Operating The Circuit App 20150091609 - SRINATH; Srinivasan ;   et al. | 2015-04-02 |
Memory Device And Method Of Controlling Leakage Current Within Such A Memory Device App 20140269091 - ZHENG; Bo ;   et al. | 2014-09-18 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.