Blyth; Trevor

Patent Applications and Registrations

Patent applications and USPTO patent grants for Blyth; Trevor.The latest application filed is for "transistor circuits for switching high voltages and currents without causing snapback or breakdown".

Company Profile

0.17.4

Blyth; Trevor - Sandy UT
Blyth; Trevor - Milpitas CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Transistor circuits for switching high voltages and currents without causing snapback or breakdown Grant 7,071,763 - Blyth July 4, 2	2006-07-04
Method and apparatus for emulating an electrically erasable programmable read only memory (EEPROM) using non-volatile floating gate memory cells Grant 6,950,336 - Sowards , et al. September 27, 2	2005-09-27
Transistor circuits for switching high voltages and currents without causing snapback or breakdown App 20040125524 - Blyth, Trevor	2004-07-01
Method and apparatus for emulating an electrically erasable programmable read only memory (EEPROM) using non-volatile floating gate memory cells App 20030189858 - Sowards, David ; et al.	2003-10-09
Electrically-eraseable programmable read-only memory having reduced-page-size program and erase Grant 6,510,081 - Blyth , et al. January 21, 2	2003-01-21
Electrically-eraseable programmable read-only memory having reduced-page-size program and erase App 20020114185 - Blyth, Trevor ; et al.	2002-08-22
Electronically-eraseable programmable read-only memory having reduced-page-size program and erase Grant 6,400,603 - Blyth , et al. June 4, 2	2002-06-04
Reduction of data dependent power supply noise when sensing the state of a memory cell App 20010038563 - Sowards, David ; et al.	2001-11-08
Non-volatile electrically alterable semiconductor memory for analog and digital storage Grant 5,973,956 - Blyth , et al. October 26, 1	1999-10-26
Non-volatile electrically alterable semiconductor memory for analog and digital storage Grant 5,969,987 - Blyth , et al. October 19, 1	1999-10-19
Method and apparatus for reading analog values stored in floating gate NAND structures Grant 5,909,393 - Tran , et al. June 1, 1	1999-06-01
Method and apparatus for reading analog values stored in floating gate nand structures Grant 5,808,938 - Tran , et al. September 15, 1	1998-09-15
Apparatus for programming a voltage within a storage element Grant 5,754,470 - Engh , et al. May 19, 1	1998-05-19
Method and apparatus for analog reading values stored in floating gate structures Grant 5,726,934 - Tran , et al. March 10, 1	1998-03-10
Clocked high voltage switch Grant 5,723,985 - Van Tran , et al. March 3, 1	1998-03-03
Method and apparatus of redundancy for non-volatile memory integrated circuits Grant 5,642,316 - Tran , et al. June 24, 1	1997-06-24
Integrated circuit system for analog signal storing and recovery incorporating read while writing voltage program method Grant 5,629,890 - Engh , et al. May 13, 1	1997-05-13
Integrated MOSFET resistance and oscillator frequency control and trim methods and apparatus Grant 5,243,239 - Khan , et al. September 7, 1	1993-09-07
Integrated circuit system for analog signal recording and playback Grant 5,241,494 - Blyth , et al. August 31, 1	1993-08-31
Source follower storage cell and improved method and apparatus for iterative write for integrated circuit analog signal recording and playback Grant 5,220,531 - Blyth , et al. June 15, 1	1993-06-15
Cascading analog record/playback devices Grant 5,164,915 - Blyth November 17, 1	1992-11-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.