loadpatents
name:-0.0052061080932617
name:-0.0095949172973633
name:-0.00049996376037598
Blair; Gerard M. Patent Filings

Blair; Gerard M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Blair; Gerard M..The latest application filed is for "method for designing integrated circuits employing correct-by-construction progressive modeling and an apparatus employing the method".

Company Profile
0.9.6
  • Blair; Gerard M. - Bath PA
  • Blair; Gerard M - Bath PA
  • Blair; Gerard M - Fort Collins CO
  • Blair; Gerard M. - Towson MD
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method For Designing Integrated Circuits Employing Correct-by-construction Progressive Modeling And An Apparatus Employing The Method
App 20140059505 - Blair; Gerard M. ;   et al.
2014-02-27
Uniform-footprint programmable multi-stage delay cell
Grant 8,461,893 - Gasper , et al. June 11, 2
2013-06-11
Uniform-footprint Programmable Multi-stage Delay Cell
App 20130043923 - Gasper; Martin J. ;   et al.
2013-02-21
System and method for clock optimization to achieve timing signoff in an electronic circuit and electronic design automation tool incorporating the same
Grant 8,271,922 - Zahn , et al. September 18, 2
2012-09-18
System and circuit for a virtual power grid
Grant 7,944,284 - Blair May 17, 2
2011-05-17
System And Circuit For A Virtual Power Grid
App 20100321090 - BLAIR; GERARD M.
2010-12-23
System And Method For Clock Optimization To Achieve Timing Signoff In An Electronic Circuit And Electronic Design Automation Tool Incorporating The Same
App 20100262939 - Zahn; Bruce E. ;   et al.
2010-10-14
Method to reduce skew in clock signal distribution using balanced wire widths
Grant 6,654,712 - Blair November 25, 2
2003-11-25
Arbitrator with no metastable voltage levels on output
Grant 6,617,900 - Blair September 9, 2
2003-09-09
System and method for deskewing synchronous clocks in a very large scale integrated circuit
Grant 6,323,714 - Naffziger , et al. November 27, 2
2001-11-27
Computer controlled security system
Grant 4,006,460 - Hewitt , et al. February 1, 1
1977-02-01
Technique for monitoring the operational integrity of remote analog circuits
Grant 3,991,362 - Blair , et al. November 9, 1
1976-11-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed