loadpatents
name:-0.011433839797974
name:-0.013920068740845
name:-0.10513687133789
Black; Bryan P. Patent Filings

Black; Bryan P.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Black; Bryan P..The latest application filed is for "multi-die processor".

Company Profile
0.11.11
  • Black; Bryan P. - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Micro-operation generator for deriving a plurality of single-destination micro-operations from a given predicated instruction
Grant 9,977,674 - Rupley, II , et al. May 22, 2
2018-05-22
Multi-die processor
Grant 8,860,199 - Black , et al. October 14, 2
2014-10-14
Method for incorporating existing silicon die into 3D integrated stack
Grant 8,110,899 - Reed , et al. February 7, 2
2012-02-07
Multi-Die Processor
App 20090138688 - Black; Bryan P. ;   et al.
2009-05-28
Apparatus and method using different size rename registers for partial-bit and bulk-bit writes
Grant 7,428,631 - Rupley, II , et al. September 23, 2
2008-09-23
Multi-purpose register cache
Grant 7,418,551 - DeVale , et al. August 26, 2
2008-08-26
Method For Incorporating Existing Silicon Die Into 3d Integrated Stack
App 20080150088 - Reed; Paul A. ;   et al.
2008-06-26
Predictive filtering of register cache entry
Grant 7,171,545 - Devale , et al. January 30, 2
2007-01-30
Efficient instruction scheduling with lossy tracking of scheduling information
Grant 7,130,990 - Brekelbaum , et al. October 31, 2
2006-10-31
Multi-purpose register cache
App 20060010292 - DeVale; John P. ;   et al.
2006-01-12
Predictive filtering of register cache entry
App 20050149681 - Devale, John P. ;   et al.
2005-07-07
Multi-die processor
App 20050127490 - Black, Bryan P. ;   et al.
2005-06-16
Method and apparatus for predication using micro-operations
App 20050081017 - Rupley, Jeffrey II ;   et al.
2005-04-14
Renaming for register with multiple bit fields
App 20050027968 - Rupley, Jeffrey P. II ;   et al.
2005-02-03
Efficient lossy instruction scheduling
App 20040128481 - Brekelbaum, Edward A. ;   et al.
2004-07-01
Fuser renamer apparatus, systems, and methods
App 20040128483 - Grochowski, Edward T. ;   et al.
2004-07-01
Hierarchical scheduling windows
App 20040064679 - Black, Bryan P. ;   et al.
2004-04-01
Hierarchical scheduling windows
App 20040064678 - Black, Bryan P. ;   et al.
2004-04-01
Data processor with branch target address cache and method of operation
Grant 5,805,877 - Black , et al. September 8, 1
1998-09-08
Data processor with branch target address cache and method of operation
Grant 5,530,825 - Black , et al. June 25, 1
1996-06-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed