Biswas; Parijat

Patent Applications and Registrations

Patent applications and USPTO patent grants for Biswas; Parijat.The latest application filed is for "performing hardware description language transformations".

Company Profile

6.10.10

Biswas; Parijat - Bangalore IN
Biswas; Parijat - Mountain View CA
Biswas; Parijat - Karnataka IN
Biswas; Parijat - Bengaluru IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Performing Hardware Description Language Transformations App 20220108056 - Biswas; Parijat ; et al.	2022-04-07
Hardware simulation systems and methods for reducing signal dumping time and size by fast dynamical partial aliasing of signals having similar waveform Grant 11,275,877 - Biswas , et al. March 15, 2	2022-03-15
Automated coverage convergence by correlating random variables with coverage variables sampled from simulation result data Grant 10,831,961 - Dutta , et al. November 10, 2	2020-11-10
Hardware Simulation Systems And Methods For Reducing Signal Dumping Time And Size By Fast Dynamical Partial Aliasing Of Signals App 20200104443 - Biswas; Parijat ; et al.	2020-04-02
Graphical view and debug for coverage-point negative hint Grant 10,606,977 - Wakefield , et al.	2020-03-31
Automated Coverage Convergence By Correlating Random Variables With Coverage Variables Sampled From Simulation Result Data App 20200019664 - Dutta; Esha ; et al.	2020-01-16
Signal reconstruction in sequential logic circuitry Grant 10,521,528 - Biswas , et al. Dec	2019-12-31
Graphical View And Debug For Coverage-Point Negative Hint App 20170316118 - Wakefield; Alexander ; et al.	2017-11-02
Signal Reconstruction in Sequential Logic Circuitry App 20170255726 - Biswas; Parijat ; et al.	2017-09-07
Graphical view and debug for coverage-point negative hint Grant 9,727,678 - Wakefield , et al. August 8, 2	2017-08-08
Signal reconstruction in sequential logic circuitry Grant 9,684,746 - Biswas , et al. June 20, 2	2017-06-20
Signal Reconstruction in Sequential Logic Circuitry App 20170103152 - Biswas; Parijat ; et al.	2017-04-13
Graphical View And Debug For Coverage-point Negative Hint App 20140282315 - Wakefield; Alexander ; et al.	2014-09-18
Accelerating coverage convergence and debug using symbolic properties and local multi-path analysis Grant 8,443,316 - Biswas , et al. May 14, 2	2013-05-14
Accelerating Coverage Convergence And Debug Using Symbolic Properties And Local Multi-path Analysis App 20130117722 - Biswas; Parijat ; et al.	2013-05-09
Accelerating coverage convergence using symbolic properties Grant 8,386,974 - Biswas , et al. February 26, 2	2013-02-26
Accelerating Coverage Convergence Using Symbolic Properties App 20120266118 - Biswas; Parijat ; et al.	2012-10-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.