Bistry; David

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bistry; David.The latest application filed is for "processor with instructions that operate on different data types stored in the same single logical register file".

Company Profile

0.11.4

Bistry; David - Cupertino CA
Bistry, David - Cuptertino CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Emptying packed data state during execution of packed data instructions Grant 7,373,490 - Bistry , et al. May 13, 2	2008-05-13
Processor with instructions that operate on different data types stored in the same single logical register file Grant 7,149,882 - Glew , et al. December 12, 2	2006-12-12
Processor with instructions that operate on different data types stored in the same single logical register file App 20050038977 - Glew, Andrew F. ; et al.	2005-02-17
Processor with instructions that operate on different data types stored in the same single logical register file App 20040210741 - Glew, Andrew F. ; et al.	2004-10-21
Emptying packed data state during execution of packed data instructions App 20040181649 - Bistry, David ; et al.	2004-09-16
Processor with instructions that operate on different data types stored in the same single logical register file Grant 6,792,523 - Glew , et al. September 14, 2	2004-09-14
Methods and apparatuses to clear state for operation of a stack Grant 6,751,725 - Bistry , et al. June 15, 2	2004-06-15
Emptying packed data state during execution of packed data instructions App 20010047469 - Bistry, David ; et al.	2001-11-29
Emptying packed data state during execution of packed data instructions Grant 6,266,686 - Bistry , et al. July 24, 2	2001-07-24
Method for executing instructions that operate on different data types stored in the same single logical register file Grant 6,170,997 - Glew , et al. January 9, 2	2001-01-09
Emptying packed data state during execution of packed data instructions Grant 5,940,859 - Bistry , et al. August 17, 1	1999-08-17
Microarchitecture for implementing an instruction to clear the tags of a stack reference register file Grant 5,857,096 - Bistry , et al. January 5, 1	1999-01-05
Method and apparatus for executing two types of instructions that specify registers of a shared logical register file in a stack and a non-stack referenced manner Grant 5,852,726 - Lin , et al. December 22, 1	1998-12-22
Method for executing different sets of instructions that cause a processor to perform different data type operations on different physical registers files that logically appear to software as a single aliased register file Grant 5,835,748 - Orenstein , et al. November 10, 1	1998-11-10
Executing different instructions that cause different data type operations to be performed on single logical register file Grant 5,701,508 - Glew , et al. December 23, 1	1997-12-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.