Birdsley; Jeffrey D.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Birdsley; Jeffrey D..The latest application filed is for "soi die analysis of circuitry logic states via coupling through the insulator".
- Birdsley; Jeffrey D. - Cedar Park TX
- Birdsley; Jeffrey D. - Austin TX
| Patent | Date |
|---|---|
| Semiconductor die analysis as a function of optical reflections from the die Grant 7,196,800 - Birdsley , et al. March 27, 2 | 2007-03-27 |
| Optical analysis of integrated circuits Grant 7,019,511 - Birdsley , et al. March 28, 2 | 2006-03-28 |
| IC die analysis via back side lens Grant 6,864,972 - Birdsley , et al. March 8, 2 | 2005-03-08 |
| Semiconductor die analysis via fiber optic communication Grant 6,850,081 - Birdsley , et al. February 1, 2 | 2005-02-01 |
| Substrate removal as a function of emitted photons at the back side of a semiconductor chip Grant 6,806,166 - Birdsley , et al. October 19, 2 | 2004-10-19 |
| Defect detection in semiconductor devices Grant 6,686,757 - Ring , et al. February 3, 2 | 2004-02-03 |
| SOI die analysis of circuitry logic states via coupling through the insulator Grant 6,621,281 - Birdsley , et al. September 16, 2 | 2003-09-16 |
| IC die analysis via back side circuit construction with heat dissipation Grant 6,576,484 - Birdsley , et al. June 10, 2 | 2003-06-10 |
| Test fixture for future integration Grant 6,500,699 - Birdsley , et al. December 31, 2 | 2002-12-31 |
| Quadrant avalanche photodiode time-resolved detection Grant 6,483,327 - Bruce , et al. November 19, 2 | 2002-11-19 |
| Circuit access and analysis for a SOI flip-chip die Grant 6,448,095 - Birdsley , et al. September 10, 2 | 2002-09-10 |
| SOI die analysis of circuitry logic states via coupling through the insulator App 20020084792 - Birdsley, Jeffrey D. ; et al. | 2002-07-04 |
| Selective state change analysis of a SOI die Grant 6,414,335 - Goruganthu , et al. July 2, 2 | 2002-07-02 |
| Selectively activatable solar cells for integrated circuit analysis Grant 6,391,664 - Goruganthu , et al. May 21, 2 | 2002-05-21 |
| Integrated circuit defect detection via laser heat and IR thermography Grant 6,387,715 - Davis , et al. May 14, 2 | 2002-05-14 |
| Substrate removal as a functional of sonic analysis Grant 6,350,624 - Goruganthu , et al. February 26, 2 | 2002-02-26 |
| Substrate removal as a function of resistance at the back side of a semiconductor device Grant 6,303,396 - Ring , et al. October 16, 2 | 2001-10-16 |
| Substrate removal as a function of SIMS analysis Grant 6,281,025 - Ring , et al. August 28, 2 | 2001-08-28 |
| Led in substrate with back side monitoring Grant 6,248,600 - Bruce , et al. June 19, 2 | 2001-06-19 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 