loadpatents
name:-0.0042221546173096
name:-0.0079901218414307
name:-0.0048799514770508
Bindloss; Keith M. Patent Filings

Bindloss; Keith M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bindloss; Keith M..The latest application filed is for "processing system with interspersed processors dma-fifo".

Company Profile
7.10.11
  • Bindloss; Keith M. - Irvine CA
  • Bindloss; Keith M. - San Clemente CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Processor instructions to accelerate FEC encoding and decoding
Grant 11,327,753 - Bindloss , et al. May 10, 2
2022-05-10
Processing System With Interspersed Processors DMA-FIFO
App 20210326193 - Dobbs; Carl S. ;   et al.
2021-10-21
Memory-network Processor With Programmable Optimizations
App 20210208895 - Doerr; Michael B. ;   et al.
2021-07-08
Processing system with interspersed processors DMA-FIFO
Grant 11,030,023 - Dobbs , et al. June 8, 2
2021-06-08
Memory-network processor with programmable optimizations
Grant 11,016,779 - Doerr , et al. May 25, 2
2021-05-25
Memory Network Processor
App 20210034566 - Dobbs; Carl S. ;   et al.
2021-02-04
Processor Instructions to Accelerate FEC Encoding and Decoding
App 20200319880 - Bindloss; Keith M. ;   et al.
2020-10-08
Memory network processor
Grant 10,747,709 - Dobbs , et al. A
2020-08-18
Processor instructions to accelerate FEC encoding and decoding
Grant 10,691,451 - Bindloss , et al.
2020-06-23
Memory-Network Processor with Programmable Optimizations
App 20190369990 - Doerr; Michael B. ;   et al.
2019-12-05
Memory Network Processor
App 20190138492 - Dobbs; Carl S. ;   et al.
2019-05-09
Processor Instructions to Accelerate FEC Encoding and Decoding
App 20170185399 - Bindloss; Keith M. ;   et al.
2017-06-29
Processing System With Interspersed Processors DMA-FIFO
App 20160335207 - Dobbs; Carl S. ;   et al.
2016-11-17
Memory-network Processor With Programmable Optimizations
App 20160328231 - Doerr; Michael B. ;   et al.
2016-11-10
Memory-network processor with programmable optimizations
Grant 9,430,369 - Doerr , et al. August 30, 2
2016-08-30
Processing system with interspersed processors DMA-FIFO
Grant 9,424,213 - Dobbs , et al. August 23, 2
2016-08-23
Memory-network Processor With Programmable Optimizations
App 20140351551 - Doerr; Michael B. ;   et al.
2014-11-27
Processing System With Interspersed Processors DMA-FIFO
App 20140143470 - Dobbs; Carl S. ;   et al.
2014-05-22
System for efficient operation of a very long instruction word digital signal processor
Grant 6,684,319 - Mohamed , et al. January 27, 2
2004-01-27
Space vector data path
Grant 5,778,241 - Bindloss , et al. July 7, 1
1998-07-07
On-chip debug port
Grant 5,544,311 - Harenberg , et al. August 6, 1
1996-08-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed