loadpatents
name:-0.034050941467285
name:-0.024728059768677
name:-0.0024840831756592
Biles; Stuart David Patent Filings

Biles; Stuart David

Patent Applications and Registrations

Patent applications and USPTO patent grants for Biles; Stuart David.The latest application filed is for "an apparatus and method for managing capability metadata".

Company Profile
2.56.59
  • Biles; Stuart David - Bury St. Edmunds GB
  • BILES; Stuart David - St. Edmunds Suffolk
  • Biles; Stuart David - Cambridge GB
  • Biles; Stuart David - Little Thurlow GB
  • Biles; Stuart David - Suffolk GB
  • Biles; Stuart David - Great Barton GB
  • Biles; Stuart David - Balsham GB
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus and method for managing capability metadata
Grant 11,119,925 - Biles , et al. September 14, 2
2021-09-14
An Apparatus And Method For Managing Capability Metadata
App 20200192800 - BILES; Stuart David ;   et al.
2020-06-18
An Apparatus And Method For Performing Operations On Capability Metadata
App 20190095389 - BARNES; Graeme Peter ;   et al.
2019-03-28
Support apparatus and method for processing data and using hardware support for atomic memory transactions
Grant 10,241,933 - Horsnell , et al.
2019-03-26
Cryptographic support instructions
Grant 9,703,966 - Horsnell , et al. July 11, 2
2017-07-11
Store-exclusive instruction conflict resolution
Grant 9,569,365 - Biles , et al. February 14, 2
2017-02-14
Transactional Memory Support
App 20170017583 - HORSNELL; Matthew James ;   et al.
2017-01-19
Contention management for a hardware transactional memory
Grant 9,513,959 - Biles , et al. December 6, 2
2016-12-06
Program Code Attestation Circuitry, A Data Processing Apparatus Including Such Program Code Attestation Circuitry And A Program Attestation Method
App 20160098555 - MERSH; John David ;   et al.
2016-04-07
Cryptographic Support Instructions
App 20160026806 - HORSNELL; Matthew James ;   et al.
2016-01-28
Secure mechanism to switch between different domains of operation in a data processor
Grant 9,122,890 - Grocutt , et al. September 1, 2
2015-09-01
Data processing apparatus and method for analysing transient faults occurring within storage elements of the data processing apparatus
Grant 9,116,844 - Ozer , et al. August 25, 2
2015-08-25
Cryptographic support instructions
Grant 9,104,400 - Horsnell , et al. August 11, 2
2015-08-11
Contention Management For A Hardware Transactional Memory
App 20150154045 - Blake; Geoffrey ;   et al.
2015-06-04
Issue policy control within a multi-threaded in-order superscalar processor
Grant 9,032,188 - Ozer , et al. May 12, 2
2015-05-12
Cryptographic Support Instructions
App 20150121036 - HORSNELL; Matthew James ;   et al.
2015-04-30
Cryptographic support instructions
Grant 8,966,282 - Horsnell , et al. February 24, 2
2015-02-24
Hardware resource management within a data processing system
Grant 8,949,844 - Williams , et al. February 3, 2
2015-02-03
Fault handling in address translation transactions
Grant 8,898,430 - Chakrala , et al. November 25, 2
2014-11-25
Data Processing Apparatus And Method For Analysing Transient Faults Occurring Within Storage Elements Of The Data Processing Apparatus
App 20140223229 - OZER; Emre ;   et al.
2014-08-07
Fault Handling In Address Translation Transactions
App 20140156949 - CHAKRALA; Viswanath ;   et al.
2014-06-05
Data processing apparatus and method for analysing transient faults occurring within storage elements of the data processing apparatus
Grant 8,732,523 - Ozer , et al. May 20, 2
2014-05-20
Secure Mechanism To Switch Between Different Domains Of Operation In A Data Processor
App 20140075581 - GROCUTT; Thomas Christopher ;   et al.
2014-03-13
Store-exclusive Instruction Conflict Resolution
App 20140052921 - Biles; Stuart David ;   et al.
2014-02-20
Error correction in a set associative storage device
Grant 8,621,336 - Craske , et al. December 31, 2
2013-12-31
Coherency control with writeback ordering
Grant 8,589,631 - Laycock , et al. November 19, 2
2013-11-19
Performance Isolation Within Data Processing Systems Supporting Distributed Maintenance Operations
App 20130268930 - SAIDI; Ali ;   et al.
2013-10-10
Cryptographic Support Instructions
App 20130132737 - HORSNELL; Matthew James ;   et al.
2013-05-23
Data processing apparatus and method for analysing transient faults occurring within storage elements of the data processing apparatus
App 20130103972 - Ozer; Emre ;   et al.
2013-04-25
Data processing apparatus and method for controlling access to secure memory by virtual machines executing on processing circuirty
Grant 8,418,175 - Mansell , et al. April 9, 2
2013-04-09
Operating parameter control of an apparatus for processing data
Grant 8,407,025 - Blaauw , et al. March 26, 2
2013-03-26
Memory management unit using stream identifiers
App 20130013889 - Devaraj; Jaikumar ;   et al.
2013-01-10
Providing secure services to a non-secure application
Grant 8,332,660 - Paver , et al. December 11, 2
2012-12-11
Handling of write access requests to shared memory in a data processing apparatus
Grant 8,271,730 - Piry , et al. September 18, 2
2012-09-18
Data processing apparatus and method for managing multiple program threads executed by processing circuitry
Grant 8,205,206 - Ozer , et al. June 19, 2
2012-06-19
Cache device for coupling to a memory device and a method of operation of such a cache device
Grant 8,200,902 - Paver , et al. June 12, 2
2012-06-12
Data processing apparatus and method for implementing a replacement scheme for entries of a storage unit
Grant 8,195,886 - Ozer , et al. June 5, 2
2012-06-05
Coherency control with writeback ordering
App 20120079211 - Laycock; Christopher William ;   et al.
2012-03-29
Cache miss detection in a data processing apparatus
Grant 8,099,556 - Ghosh , et al. January 17, 2
2012-01-17
Cache device for coupling to a memory device and a method of operation of such a cache device
App 20110307664 - Paver; Nigel Charles ;   et al.
2011-12-15
Data processor with hardware accelerator, accelerator interface and shared memory management unit
Grant 8,055,872 - Biles , et al. November 8, 2
2011-11-08
Data processing apparatus and method for controlling thread access of register sets when selectively operating in secure and non-secure domains
Grant 8,041,930 - Mansell , et al. October 18, 2
2011-10-18
Cache management within a data processing apparatus
Grant 8,041,897 - Biles , et al. October 18, 2
2011-10-18
Efficiency of cache memory operations
Grant 8,001,331 - Biles , et al. August 16, 2
2011-08-16
Memory domain based security control with data processing systems
Grant 7,966,466 - Kershaw , et al. June 21, 2
2011-06-21
Managing cache coherency in a data processing apparatus
Grant 7,937,535 - Ozer , et al. May 3, 2
2011-05-03
Hardware resource management within a data processing system
App 20110093750 - Williams; Michael John ;   et al.
2011-04-21
Memory access security management
Grant 7,886,098 - Kershaw , et al. February 8, 2
2011-02-08
Branch prediction within a multithreaded processor
Grant 7,877,587 - Vasekin , et al. January 25, 2
2011-01-25
Controlling cleaning of data values within a hardware accelerator
Grant 7,865,675 - Paver , et al. January 4, 2
2011-01-04
Two-level branch prediction apparatus
Grant 7,831,817 - Biles November 9, 2
2010-11-09
Data processing apparatus and method for updating prediction data based on an operation's priority level
Grant 7,805,595 - Ozer , et al. September 28, 2
2010-09-28
Cache Management Within A Data Processing Apparatus
App 20100235579 - Biles; Stuart David ;   et al.
2010-09-16
Operating parameter control of an apparatus for processing data
App 20100217562 - Blaauw; David Theodore ;   et al.
2010-08-26
Multiple thread instruction fetch from different cache levels
Grant 7,769,955 - Ozer , et al. August 3, 2
2010-08-03
Control of master/slave communication within an integrated circuit
Grant 7,757,027 - Laycock , et al. July 13, 2
2010-07-13
Accessing items of architectural state from a register cache in a data processing apparatus when performing branch prediction operations for an indirect branch instruction
Grant 7,743,238 - Biles June 22, 2
2010-06-22
Instruction issue control within a multi-threaded in-order superscalar processor
Grant 7,707,390 - Ozer , et al. April 27, 2
2010-04-27
Program subgraph identification
Grant 7,685,404 - Biles , et al. March 23, 2
2010-03-23
Handling access requests in a data processing apparatus
Grant 7,657,694 - Mansell , et al. February 2, 2
2010-02-02
Execution of instructions within a data processing apparatus having a plurality of processing units
Grant 7,650,483 - Charra , et al. January 19, 2
2010-01-19
Control of master/slave communication within an integrated circuit
App 20090319707 - Laycock; Christopher William ;   et al.
2009-12-24
Instruction issue control wtihin a multithreaded processor
App 20090313455 - Mansell; David Hennah ;   et al.
2009-12-17
Efficiency of cache memory operations
App 20090265514 - Biles; Stuart David ;   et al.
2009-10-22
Data processing apparatus and method for controlling access to secure memory by virtual machines executing on processing circuirty
App 20090222816 - Mansell; David Hennah ;   et al.
2009-09-03
Cache Miss Detection In A Data Processing Apparatus
App 20090222625 - Ghosh; Mrinmoy ;   et al.
2009-09-03
Hardware accelerator interface
App 20090216958 - Biles; Stuart David ;   et al.
2009-08-27
Providing secure services to a non-secure application
App 20090172329 - Paver; Nigel Charles ;   et al.
2009-07-02
Controlling cleaning of data values within a hardware accelerator
App 20090150620 - Paver; Nigel Charles ;   et al.
2009-06-11
Contention management for a hardware transactional memory
App 20090138890 - Blake; Geoffrey ;   et al.
2009-05-28
Contention management for a hardware transactional memory
App 20090133032 - Biles; Stuart David ;   et al.
2009-05-21
Data processing apparatus and method for performing a cache lookup in an energy efficient manner
Grant 7,529,889 - Vasekin , et al. May 5, 2
2009-05-05
Data processing apparatus and method employing multiple register sets
App 20090094439 - Mansell; David Hennah ;   et al.
2009-04-09
Interrupt controller utilising programmable priority values
Grant 7,506,091 - Kershaw , et al. March 17, 2
2009-03-17
Error correction in a set associative storage device
App 20090044086 - Craske; Simon John ;   et al.
2009-02-12
Accessing a Cache in a Data Processing Apparatus
App 20090031082 - Ford; Simon Andrew ;   et al.
2009-01-29
Data processing apparatus and method for managing multiple program threads executed by processing circuitry
App 20080295105 - Ozer; Emre ;   et al.
2008-11-27
Issue policy control within a multi-threaded in-order superscalar processor
App 20080282067 - Ozer; Emre ;   et al.
2008-11-13
Allocation of branch target cache resources in dependence upon program instructions within an instruction queue
Grant 7,447,883 - Vasekin , et al. November 4, 2
2008-11-04
Instruction issue control within a multi-threaded in-order superscalar processor
App 20080270749 - Ozer; Emre ;   et al.
2008-10-30
Multiple thread instruction fetch from different cache levels
App 20080270758 - Ozer; Emre ;   et al.
2008-10-30
Data processing apparatus and method for generating prediction data
App 20080263341 - Ozer; Emre ;   et al.
2008-10-23
Memory domain based security control with data processing systems
App 20080250217 - Kershaw; Daniel ;   et al.
2008-10-09
Data processing apparatus and method for implementing a replacement scheme for entries of a storage unit
App 20080229052 - Ozer; Emre ;   et al.
2008-09-18
Managing cache coherency in a data processing apparatus
App 20080209133 - Ozer; Emre ;   et al.
2008-08-28
Handling access requests in a data processing apparatus
App 20080155167 - Mansell; David Hennah ;   et al.
2008-06-26
Execution of instructions within a data processing apparatus having a plurality of processing units
App 20080109639 - Charra; Elodie ;   et al.
2008-05-08
Handling of write access requests to shared memory in a data processing apparatus
App 20080091884 - Piry; Frederic Claude Marie ;   et al.
2008-04-17
Memory access security management
App 20080071953 - Kershaw; Daniel ;   et al.
2008-03-20
Program subgraph identification
Grant 7,343,482 - Biles , et al. March 11, 2
2008-03-11
Control of a branch target cache within a data processing system
App 20080040592 - Vasekin; Vladimir ;   et al.
2008-02-14
Data processing apparatus and method for performing a cache lookup in an energy efficient manner
App 20080040546 - Vasekin; Vladimir ;   et al.
2008-02-14
Branch prediction within a multithreaded processor
App 20070288735 - Vasekin; Vladimir ;   et al.
2007-12-13
Program subgraph identification
App 20070239969 - Biles; Stuart David ;   et al.
2007-10-11
Data processing apparatus and method for handling corrupted data values
Grant 7,269,759 - Biles September 11, 2
2007-09-11
Interrupt controller utilising programmable priority values
App 20070143515 - Kershaw; Daniel ;   et al.
2007-06-21
Memory bus within a coherent multi-processing system having a main portion and a coherent multi-processing portion
Grant 7,162,590 - Pruvost , et al. January 9, 2
2007-01-09
Program subgraph identification
App 20060095722 - Biles; Stuart David ;   et al.
2006-05-04
Loop end prediction
App 20050283593 - Vasekin, Vladimir ;   et al.
2005-12-22
Data processing apparatus and method for handling corrupted data values
App 20050071722 - Biles, Stuart David
2005-03-31
Memory bus within a coherent multi-processing system
App 20050005072 - Pruvost, Julie-Anne Francoise Marie ;   et al.
2005-01-06
Accessing items of architectural state in a data processing apparatus
App 20040225838 - Biles, Stuart David
2004-11-11
Branch prediction in a data processing apparatus
App 20040210749 - Biles, Stuart David
2004-10-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed