Biggs; John Philip
Patent Applications and Registrations
Patent applications and USPTO patent grants for Biggs; John Philip.The latest application filed is for "feature dataset classification".
- Biggs; John Philip - Cambridge GB
- Biggs; John Philip - Cambridgeshire N/A GB
- Biggs; John Philip - Teversham N/A GB
| Patent | Date |
|---|---|
| CES-based latching circuits Grant 11,355,192 - Aitken , et al. June 7, 2 | 2022-06-07 |
| Feature Dataset Classification App 20220156531 - OZER; Emre ; et al. | 2022-05-19 |
| Statistical mode determination Grant 11,321,051 - Ozer , et al. May 3, 2 | 2022-05-03 |
| Testing an array of integrated circuits formed on a substrate sheet Grant 11,243,250 - Myers , et al. February 8, 2 | 2022-02-08 |
| Statistical Mode Determination App 20200371806 - OZER; Emre ; et al. | 2020-11-26 |
| Integrated circuit design Grant 10,691,861 - Wheeldon , et al. | 2020-06-23 |
| Integrated Circuit Design App 20200125691 - WHEELDON; Adrian Reece ; et al. | 2020-04-23 |
| Array of programmable memory elements with an array of second circuit elements Grant 10,504,573 - Myers , et al. Dec | 2019-12-10 |
| Testing Integrated Circuits App 20190361072 - MYERS; James Edward ; et al. | 2019-11-28 |
| Memory Circuit App 20180268885 - MYERS; James Edward ; et al. | 2018-09-20 |
| Ces-based Latching Circuits App 20180012658 - Aitken; Robert Campbell ; et al. | 2018-01-11 |
| CES-based latching circuits Grant 9,786,370 - Aitken , et al. October 10, 2 | 2017-10-10 |
| Ces-based Latching Circuits App 20170243621 - Aitken; Robert Campbell ; et al. | 2017-08-24 |
| Power controlling integrated circuit and retention switching circuit Grant 8,922,247 - Myers , et al. December 30, 2 | 2014-12-30 |
| Integrated circuit, method of generating a layout of an integrated circuit using standard cells, and a standard cell library providing such standard cells Grant 8,451,026 - Biggs , et al. May 28, 2 | 2013-05-28 |
| Apparatus for storing a data value in a retention mode Grant 8,451,039 - Myers , et al. May 28, 2 | 2013-05-28 |
| Apparatus for storing a data value in a retention mode App 20120286850 - Myers; James Edward ; et al. | 2012-11-15 |
| Integrated circuit, method of generating a layout of an integrated circuit using standard cells, and a standard cell library providing such standard cells App 20120286858 - Biggs; John Philip ; et al. | 2012-11-15 |
| Power controlling integrated circuit and retention switching circuit App 20110181343 - Myers; James Edward ; et al. | 2011-07-28 |
| Power management of an integrated circuit App 20110102072 - Idgunji; Sachin Satish ; et al. | 2011-05-05 |
| Power controlling integrated circuit cell Grant 7,863,778 - Flynn , et al. January 4, 2 | 2011-01-04 |
| Power Controlling Integrated Circuit Cell App 20090066164 - Flynn; David Walter ; et al. | 2009-03-12 |
| Modeling integrated circuits App 20040199889 - Earnshaw, Richard William ; et al. | 2004-10-07 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 