loadpatents
Patent applications and USPTO patent grants for Bielefeld; Jeffery.The latest application filed is for "subtractively patterned interconnect structures for integrated circuits".
Patent | Date |
---|---|
Subtractively patterned interconnect structures for integrated circuits Grant 11,444,024 - Lin , et al. September 13, 2 | 2022-09-13 |
Self-aligned local interconnects Grant 11,424,160 - Lilak , et al. August 23, 2 | 2022-08-23 |
Interconnect structures and methods of fabrication Grant 11,404,307 - Chandhok , et al. August 2, 2 | 2022-08-02 |
Subtractively Patterned Interconnect Structures For Integrated Circuits App 20220139823 - Lin; Kevin ;   et al. | 2022-05-05 |
Nterconnect Structures And Methods Of Fabrication App 20210098360 - Chandhok; Manish ;   et al. | 2021-04-01 |
Metallization Barrier Structures For Bonded Integrated Circuit Interfaces App 20210098387 - Naylor; Carl ;   et al. | 2021-04-01 |
Self-aligned Local Interconnects App 20200258778 - A1 | 2020-08-13 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.