loadpatents
Patent applications and USPTO patent grants for Bialas, Jr.; John S..The latest application filed is for "simulating a single data rate (sdr) mode on a dual data rate (ddr) memory controller for calibrating ddr memory coarse alignment".
Patent | Date |
---|---|
Simulating a single data rate (SDR) mode on a dual data rate (DDR) memory controller for calibrating DDR memory coarse alignment Grant 10,580,476 - King , et al. | 2020-03-03 |
Simulating A Single Data Rate (sdr) Mode On A Dual Data Rate (ddr) Memory Controller For Calibrating Ddr Memory Coarse Alignment App 20190214073 - KING; RYAN P. ;   et al. | 2019-07-11 |
Per-DRAM and per-buffer addressability shadow registers and write-back functionality Grant 10,289,578 - Bialas, Jr. , et al. | 2019-05-14 |
Efficient calibration of a data eye for memory devices Grant 10,134,455 - Bialas, Jr. , et al. November 20, 2 | 2018-11-20 |
Efficient configuration of memory components Grant 10,126,968 - Bialas, Jr. , et al. November 13, 2 | 2018-11-13 |
Simulating reference voltage response in digital simulation environments Grant 9,940,417 - Bialas, Jr. , et al. April 10, 2 | 2018-04-10 |
Efficient Calibration Of Memory Devices App 20180075887 - Bialas, JR.; John S. ;   et al. | 2018-03-15 |
Efficient calibration of a data eye for memory devices Grant 9,899,067 - Bialas, Jr. , et al. February 20, 2 | 2018-02-20 |
Simulating Reference Voltage Response In Digital Simulation Environments App 20180025105 - BIALAS, JR.; John S. ;   et al. | 2018-01-25 |
Efficient calibration of memory devices Grant 9,691,453 - Bialas, Jr. , et al. June 27, 2 | 2017-06-27 |
Efficient Calibration Of Memory Devices App 20170178703 - Bialas, JR.; John S. ;   et al. | 2017-06-22 |
Efficient Calibration Of Memory Devices App 20170154660 - Bialas, JR.; John S. ;   et al. | 2017-06-01 |
Efficient calibration of a data eye for memory devices Grant 9,627,030 - Bialas, Jr. , et al. April 18, 2 | 2017-04-18 |
Efficient calibration of memory devices Grant 9,620,184 - Bialas, Jr. , et al. April 11, 2 | 2017-04-11 |
Efficient Configuration Of Memory Components App 20170090804 - Bialas, JR.; John S. ;   et al. | 2017-03-30 |
Per-dram And Per-buffer Addressability Shadow Registers And Write-back Functionality App 20170060790 - Bialas, JR.; John S. ;   et al. | 2017-03-02 |
Efficient calibration of a data eye for memory devices Grant 9,558,850 - Bialas, Jr. , et al. January 31, 2 | 2017-01-31 |
Low power voltage translation circuit Grant 6,097,215 - Bialas, Jr. , et al. August 1, 2 | 2000-08-01 |
Shadow register file for instruction rollback Grant 5,568,380 - Brodnax , et al. October 22, 1 | 1996-10-22 |
Single event upset immune register with fast write access Grant 5,525,923 - Bialas, Jr. , et al. June 11, 1 | 1996-06-11 |
Charge pumping circuit Grant 4,591,738 - Bialas, Jr. , et al. May 27, 1 | 1986-05-27 |
Precision regulation, frequency modulated substrate voltage generator Grant 4,547,682 - Bialas, Jr. , et al. October 15, 1 | 1985-10-15 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.