Bhooshan; Rishi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bhooshan; Rishi.The latest application filed is for "plated pillar dies having integrated electromagnetic shield layers".

Company Profile

0.12.19

Bhooshan; Rishi - Greater Noida IN
Bhooshan; Rishi - Uttar Pradesh IN
Bhooshan; Rishi - Ghaziabad IN
Bhooshan; Rishi - Bangalore IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Plated Pillar Dies Having Integrated Electromagnetic Shield Layers App 20220302042 - Reber; Douglas Michael ; et al.	2022-09-22
Integrated input/output pad and analog multiplexer architecture Grant 11,449,657 - Zhang , et al. September 20, 2	2022-09-20
System And Method For Reducing Mutual Coupling For Noise Reduction In Semiconductor Device Packaging App 20220208672 - Sharma; Ajay Kumar ; et al.	2022-06-30
Integrated Input/output Pad And Analog Multiplexer Architecture App 20220188499 - Zhang; Wenzhong ; et al.	2022-06-16
Processing system with low power wake-up pad Grant 9,494,987 - Tran , et al. November 15, 2	2016-11-15
System for preventing tampering with integrated circuit Grant 9,455,233 - Bhooshan , et al. September 27, 2	2016-09-27
Integrated Circuit Package With Power Plates App 20160163671 - KUMAR; SHAILESH ; et al.	2016-06-09
Signal bond wire shield Grant 9,337,140 - Kumar , et al. May 10, 2	2016-05-10
Semiconductor Device Having Power Distribution Using Bond Wires App 20150364439 - Kumar; Shailesh ; et al.	2015-12-17
Semiconductor device having power distribution using bond wires Grant 9,196,598 - Kumar , et al. November 24, 2	2015-11-24
Semiconductor device with improved shielding Grant 9,147,656 - Varshney , et al. September 29, 2	2015-09-29
Semiconductor Device With Package-level Decoupling Capacitors Formed With Bond Wires App 20150221592 - Verma; Chetan ; et al.	2015-08-06
Semiconductor Die With Variable Length Bond Pad App 20150214167 - Bhooshan; Rishi ; et al.	2015-07-30
Processing System With Low Power Wake-up Pad App 20150153811 - TRAN; DZUNG T. ; et al.	2015-06-04
System For Preventing Tampering With Integrated Circuit App 20140353849 - Arora; Mohit ; et al.	2014-12-04
System for preventing tampering with integrated circuit Grant 8,896,086 - Arora , et al. November 25, 2	2014-11-25
Semiconductor Device With Bond And Probe Pads App 20140332811 - Kumar; Naveen ; et al.	2014-11-13
Electro-migration (EM) and voltage (IR) drop analysis of integrated circuit (IC) designs Grant 7,315,992 - Bhooshan , et al. January 1, 2	2008-01-01
Power grid design in an integrated circuit App 20070094630 - Bhooshan; Rishi	2007-04-26
Electro-migration (EM) and Voltage (IR) Drop Analysis of Integrated Circuit (IC) Designs App 20060026540 - BHOOSHAN; Rishi ; et al.	2006-02-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.