BHATTACHARYYA; BINATA

Patent Applications and Registrations

Patent applications and USPTO patent grants for BHATTACHARYYA; BINATA.The latest application filed is for "techniques for memory access in a reduced power state".

Company Profile

3.21.22

BHATTACHARYYA; BINATA - Hillsboro OR
Bhattacharyya; Binata - Portland OR
Bhattacharyya; Binata - Bangalore IN
Bhattacharyya; Binata - Brookefield IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques For Memory Access In A Reduced Power State App 20220066535 - BHATTACHARYYA; BINATA ; et al.	2022-03-03
Techniques for memory access in a reduced power state Grant 11,256,318 - Bhattacharyya , et al. February 22, 2	2022-02-22
Supporting configurable security levels for memory address ranges Grant 10,671,740 - Bhattacharyya , et al.	2020-06-02
Techniques For Memory Access In A Reduced Power State App 20190361516 - BHATTACHARYYA; BINATA ; et al.	2019-11-28
Tree-less integrity and replay memory protection for trusted execution environment Grant 10,230,528 - Bhattacharyya , et al.	2019-03-12
Cache and data organization for memory protection Grant 10,185,842 - Chhabra , et al. Ja	2019-01-22
Supporting Configurable Security Levels For Memory Address Ranges App 20180365438 - Bhattacharyya; Binata ; et al.	2018-12-20
Protect non-memory encryption engine (non-mee) metadata in trusted execution environment Grant 10,031,861 - Chhabra , et al. July 24, 2	2018-07-24
Implementation of reserved cache slots in computing system having inclusive/non inclusive tracking and two level system memory Grant 10,007,606 - Geetha , et al. June 26, 2	2018-06-26
Supporting configurable security levels for memory address ranges Grant 9,959,418 - Bhattacharyya , et al. May 1, 2	2018-05-01
Efficient sharing of hardware encryption pipeline for multiple security solutions Grant 9,893,881 - Bhattacharyya , et al. February 13, 2	2018-02-13
Implementation of Reserved Cache Slots in Computing System Having Inclusive/Non Inclusive Tracking And Two Level System Memory App 20170286298 - GEETHA; Vedaraman ; et al.	2017-10-05
Apparatus, method, and system for early deep sleep state exit of a processing element Grant 9,720,488 - Guddeti , et al. August 1, 2	2017-08-01
Protect Non-memory Encryption Engine (non-mee) Metadata In Trusted Execution Environment App 20170091119 - Chhabra; Siddhartha ; et al.	2017-03-30
Efficient Sharing Of Hardware Encryption Pipeline For Multiple Security Solutions App 20170063532 - Bhattacharyya; Binata ; et al.	2017-03-02
Supporting Configurable Security Levels For Memory Address Ranges App 20170024573 - Bhattacharyya; Binata ; et al.	2017-01-26
Apparatus, Method, And System For Early Deep Sleep State Exit Of A Processing Element App 20170017296 - GUDDETI; JAYAKRISHNA G. ; et al.	2017-01-19
Tree-less Integrity And Replay Memory Protection For Trusted Execution Environment App 20160328335 - BHATTACHARYYA; BINATA ; et al.	2016-11-10
Apparatus, method, and system for early deep sleep state exit of a processing element Grant 9,454,218 - Guddeti , et al. September 27, 2	2016-09-27
Cache And Data Organization For Memory Protection App 20160275018 - CHHABRA; SIDDHARTHA ; et al.	2016-09-22
Apparatus, Method, And System For Early Deep Sleep State Exit Of A Processing Element App 20150192985 - Guddeti; Jayakrishna ; et al.	2015-07-09
Increasing turbo mode residency of a processor Grant 9,032,125 - Guddeti , et al. May 12, 2	2015-05-12
Increasing turbo mode residency of a processor Grant 9,032,126 - Guddeti , et al. May 12, 2	2015-05-12
Apparatus, method, and system for early deep sleep state exit of a processing element Grant 8,990,602 - Guddeti , et al. March 24, 2	2015-03-24
Methods and tools to debug complex multi-core, multi-socket QPI based system Grant 8,782,468 - Bhattacharyya , et al. July 15, 2	2014-07-15
Increasing Turbo Mode Residency Of A Processor App 20140173151 - Guddeti; Jayakrishna ; et al.	2014-06-19
Increasing turbo mode residency of a processor Grant 8,688,883 - Guddeti , et al. April 1, 2	2014-04-01
Increasing Turbo Mode Residency Of A Processor App 20130179615 - Guddeti; Jayakrishna ; et al.	2013-07-11
Increasing Turbo Mode Residency Of A Processor App 20130067132 - Guddeti; Jayakrishna ; et al.	2013-03-14
Methods And Tools To Debug Complex Multi-core, Multi-socket Qpi Based System App 20120166882 - Bhattacharyya; Binata ; et al.	2012-06-28
Apparatus, Method, And System For Early Deep Sleep State Exit Of A Processing Element App 20120159221 - Guddeti; Jayakrishna ; et al.	2012-06-21
Synchronizing control and data paths traversed by a data transaction Grant 7,836,229 - Singh , et al. November 16, 2	2010-11-16
Quiescing and de-quiescing point-to-point links Grant 7,761,696 - Bhattacharyya , et al. July 20, 2	2010-07-20
Avoiding deadlocks in a multiprocessor system Grant 7,600,080 - Bhattacharyya , et al. October 6, 2	2009-10-06
Data Ordering In A Multi-node System App 20090006712 - EHSAN; FATMA ; et al.	2009-01-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.