Bhatt; Ashwinkumar C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bhatt; Ashwinkumar C..The latest application filed is for "method of cavity forming on a buried resistor layer using a fusion bonding process".

Company Profile

0.18.9

Bhatt; Ashwinkumar C. - Endicott NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of cavity forming on a buried resistor layer using a fusion bonding process Grant 8,493,173 - Bhatt , et al. July 23, 2	2013-07-23
Method Of Cavity Forming On A Buried Resistor Layer Using A Fusion Bonding Process App 20120256722 - Bhatt; Ashwinkumar C. ; et al.	2012-10-11
Method of providing a printed circuit board with an edge connection portion and/or a plurality of cavities therein Grant 7,596,863 - Bhatt , et al. October 6, 2	2009-10-06
Method of inspecting articles using imaging inspection apparatus with directional cooling Grant 7,510,324 - Bhatt , et al. March 31, 2	2009-03-31
Method of making an imaging inspection apparatus with improved cooling Grant 7,490,984 - Bhatt , et al. February 17, 2	2009-02-17
Method of providing a printed circuit board with an edge connection portion and/or a plurality of cavities therein App 20080168651 - Bhatt; Ashwinkumar C. ; et al.	2008-07-17
Method of inspecting articles using imaging inspection apparatus with directional cooling App 20080170670 - Bhatt; Ashwinkumar C. ; et al.	2008-07-17
Method of making an imaging inspection apparatus with improved cooling App 20080144768 - Bhatt; Ashwinkumar C. ; et al.	2008-06-19
Imaging inspection apparatus with improved cooling Grant 7,354,197 - Bhatt , et al. April 8, 2	2008-04-08
Imaging inspection apparatus with directional cooling Grant 7,261,466 - Bhatt , et al. August 28, 2	2007-08-28
Imaging inspection apparatus with directional cooling App 20070009084 - Bhatt; Ashwinkumar C. ; et al.	2007-01-11
Imaging inspection apparatus with improved cooling App 20060274891 - Bhatt; Ashwinkumar C. ; et al.	2006-12-07
Electrodeposited photoresist and dry film photoresist photolithography process for printed circuit board patterning Grant 6,887,651 - Bhatt , et al. May 3, 2	2005-05-03
Electrodeposited photoresist and dry film photoresist photolithography process for printed circuit board patterning App 20040101783 - Bhatt, Ashwinkumar C. ; et al.	2004-05-27
Printed wiring board Grant 6,740,819 - Bhatt , et al. May 25, 2	2004-05-25
Printed wiring board App 20030188890 - Bhatt, Anilkumar C. ; et al.	2003-10-09
Method for making a printed wiring board Grant 6,608,757 - Bhatt , et al. August 19, 2	2003-08-19
Electronic package and method of making same Grant 6,426,565 - Bhatt , et al. July 30, 2	2002-07-30
Method of reducing defects in I/C card and resulting card App 20010041308 - Bhatt, Ashwinkumar C. ; et al.	2001-11-15
Method of surface finishes for eliminating surface irregularities and defects Grant 6,093,335 - Bhatt , et al. July 25, 2	2000-07-25
Method of preparing a substrate surface for conformal plating Grant 5,922,517 - Bhatt , et al. July 13, 1	1999-07-13
Method of preparing a substrate surface for conformal plating Grant 5,905,018 - Bhatt , et al. May 18, 1	1999-05-18
Method of making circuitized substrate Grant 5,599,747 - Bhatt , et al. February 4, 1	1997-02-04
Method of construction for multi-tiered cavities used in laminate carriers Grant 5,566,448 - Bhatt , et al. October 22, 1	1996-10-22
Method of laminating and circuitizing substrates having openings therein Grant 5,542,175 - Bhatt , et al. August 6, 1	1996-08-06
Photoresist develop and strip solvent compositions and method for their use Grant 5,268,260 - Bantu , et al. December 7, 1	1993-12-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.