loadpatents
Patent applications and USPTO patent grants for Bhatia; Rahul.The latest application filed is for "signal receiver with multi-level sampling".
Patent | Date |
---|---|
Remote spectrum analysis of transmit bands in communication systems Grant 10,763,902 - Bhatia , et al. Sep | 2020-09-01 |
Dynamic biasing of power amplifiers Grant 10,326,414 - Bhatia , et al. | 2019-06-18 |
Signal Receiver With Multi-level Sampling App 20180278408 - Zhu; Jianyu ;   et al. | 2018-09-27 |
Multi-layer time-interleaved analog-to-digital convertor (ADC) Grant 9,985,777 - Zhu , et al. May 29, 2 | 2018-05-29 |
Dynamic Biasing Of Power Amplifiers App 20180069512 - Bhatia; Rahul ;   et al. | 2018-03-08 |
Power Combining Power Amplifier Architectures And Methods App 20170317698 - Ling; Curtis ;   et al. | 2017-11-02 |
Multi-layer Time-interleaved Analog-to-digital Convertor (adc) App 20170272234 - Zhu; Jianyu ;   et al. | 2017-09-21 |
Dynamic biasing of power amplifiers Grant 9,762,189 - Bhatia , et al. September 12, 2 | 2017-09-12 |
Remote Spectrum Analysis Of Transmit Bands In Communication Systems App 20170187400 - Bhatia; Rahul ;   et al. | 2017-06-29 |
Power combining power amplifier architectures and methods Grant 9,621,199 - Ling , et al. April 11, 2 | 2017-04-11 |
Signal receiver with multi-level sampling Grant 9,559,835 - Zhu , et al. January 31, 2 | 2017-01-31 |
Power Combining Power Amplifier Architectures And Methods App 20160020790 - Ling; Curtis ;   et al. | 2016-01-21 |
Power combining power amplifier architectures and methods Grant 9,148,182 - Ling , et al. September 29, 2 | 2015-09-29 |
Dynamic Biasing Of Power Amplifiers App 20150207461 - Bhatia; Rahul ;   et al. | 2015-07-23 |
Power Combining Power Amplifier Architectures And Methods App 20150098524 - Ling; Curtis ;   et al. | 2015-04-09 |
Signal Receiver With Multi-level Sampling App 20150092899 - Zhu; Jianyu ;   et al. | 2015-04-02 |
Signal receiver with multi-level sampling Grant 8,934,590 - Zhu , et al. January 13, 2 | 2015-01-13 |
Harmonic rejection mixer architecture with reduced sensitivity to gain and phase mismatches Grant 8,838,057 - Pullela , et al. September 16, 2 | 2014-09-16 |
Signal Receiver With Multi-level Sampling App 20140105339 - Zhu; Jianyu ;   et al. | 2014-04-17 |
Multi-layer time-interleaved analog-to-digital convertor (ADC) Grant 8,611,483 - Zhu , et al. December 17, 2 | 2013-12-17 |
Harmonic Rejection Mixer Architecture with Reduced Sensitivity to Gain and Phase Mismatches App 20120322398 - Pullela; Raja ;   et al. | 2012-12-20 |
Multi-layer Time-interleaved Analog-to-digital Convertor (adc) App 20120309337 - Zhu; Jianyu ;   et al. | 2012-12-06 |
Input matching circuit for multiband low noise amplifier Grant 7,253,688 - Bhatia , et al. August 7, 2 | 2007-08-07 |
Input matching circuit for multiband low noise amplifier App 20050225397 - Bhatia, Rahul ;   et al. | 2005-10-13 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.