Bhat; Anand

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bhat; Anand.The latest application filed is for "secure communications of storage tenants that share a storage cluster system".

Company Profile

5.11.15

Bhat; Anand - Bangalore IN
Bhat; Anand - Pittsburgh PA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Secure Communications Of Storage Tenants That Share A Storage Cluster System App 20220103628 - Jagannati; Harsha Vardhan ; et al.	2022-03-31
Real-time control system for a vehicle and a method of executing control of the vehicle via the real-time control system Grant 11,157,004 - Bhat , et al. October 26, 2	2021-10-26
Hosting Virtual Machines On A Secondary Storage System App 20210173698 - Bhat; Anand ; et al.	2021-06-10
Hosting virtual machines on a secondary storage system Grant 10,891,154 - Bhat , et al. January 12, 2	2021-01-12
Real-time Control System For A Vehicle And A Method Of Executing Control Of The Vehicle Via The Real-time Control System App 20200310426 - Bhat; Anand ; et al.	2020-10-01
Hosting Virtual Machines On A Secondary Storage System App 20200249988 - Kind Code	2020-08-06
Hosting virtual machines on a secondary storage system Grant 10,503,543 - Bhat , et al. Dec	2019-12-10
Continuous write and read operations for memories with latencies Grant 9,972,402 - Bhushan Singh , et al. May 15, 2	2018-05-15
Method and apparatus for multiple memory shared collar architecture Grant 9,971,663 - Bhushan Singh , et al. May 15, 2	2018-05-15
Segregated Test Mode Clock Gating Circuits In A Clock Distribution Network Of A Circuit For Controlling Power Consumption During Testing App 20180067515 - Jain; Kunal ; et al.	2018-03-08
Continuous Write And Read Operations For Memories With Latencies App 20170309348 - Bhushan Singh; Nishi ; et al.	2017-10-26
Method and apparatus for optimized memory test status detection and debug Grant 9,711,241 - Anand , et al. July 18, 2	2017-07-18
Enhanced Memory Built-in Self-test Architecture For De-featured Memories App 20170110204 - Kothiala; Abhinav ; et al.	2017-04-20
Method And Apparatus For Optimized Memory Test Status Detection And Debug App 20160293272 - Anand; Ashutosh ; et al.	2016-10-06
Method And Apparatus For Multiple Memory Shared Collar Architecture App 20160062864 - Bhushan Singh; Nishi ; et al.	2016-03-03
Programmable scannable storage circuit Grant 8,749,286 - Tiwari , et al. June 10, 2	2014-06-10
Decoded register outputs enabling test clock to selected asynchronous domains Grant 8,479,068 - Periasamy , et al. July 2, 2	2013-07-02
Programmable Scannable Storage Circuit App 20130057329 - Tiwari; Pranjal ; et al.	2013-03-07
System, Circuit, And Device For Asynchronously Scan Capturing Multi-clock Domains App 20110276849 - PERIASAMY; Pradeep ; et al.	2011-11-10
Achieving desired synchronization at sequential elements while testing integrated circuits using sequential scan techniques Grant 7,373,571 - Acharya , et al. May 13, 2	2008-05-13
Programmable Memory Test Controller App 20070168775 - TIKOTKAR; Mukul ; et al.	2007-07-19
Reducing Power Dissipation During Sequential Scan Tests App 20070016834 - DEBNATH; Sankar Prasad ; et al.	2007-01-18
Achieving Desired Synchronization at Sequential Elements While Testing Integrated Circuits Using Sequential Scan Techniques App 20060242507 - ACHARYA; Yatin R. ; et al.	2006-10-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.