loadpatents
name:-0.0090010166168213
name:-0.010473966598511
name:-0.00069689750671387
Betz; Vaughn Timothy Patent Filings

Betz; Vaughn Timothy

Patent Applications and Registrations

Patent applications and USPTO patent grants for Betz; Vaughn Timothy.The latest application filed is for "field programmable gate-array with embedded network-on-chip hardware and design flow".

Company Profile
0.10.8
  • Betz; Vaughn Timothy - Toronto N/A CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Power-aware RAM processing
Grant 9,330,733 - Tessier , et al. May 3, 2
2016-05-03
Field Programmable Gate-Array with Embedded Network-on-Chip Hardware and Design Flow
App 20150109024 - Abdelfattah; Mohamed Saied ;   et al.
2015-04-23
Pld Architecture For Flexible Placement Of Ip Function Blocks
App 20130214815 - Lee; Andy L. ;   et al.
2013-08-22
PLD architecture for flexible placement of IP function blocks
Grant 8,407,649 - Lee , et al. March 26, 2
2013-03-26
Pld Architecture For Flexible Placement Of Ip Function Blocks
App 20120217998 - Lee; Andy L. ;   et al.
2012-08-30
PLD architecture for flexible placement of IP function blocks
Grant 8,201,129 - Lee , et al. June 12, 2
2012-06-12
Pld Architecture For Flexible Placement Of Ip Function Blocks
App 20090224800 - Lee; Andy L. ;   et al.
2009-09-10
PLD architecture for flexible placement of IP function blocks
Grant 7,584,447 - Lee , et al. September 1, 2
2009-09-01
Versatile logic element and logic array block
Grant 7,218,133 - Lewis , et al. May 15, 2
2007-05-15
Methods for designing PLD architectures for flexible placement of IP function blocks
Grant 7,058,920 - Lee , et al. June 6, 2
2006-06-06
PLD architecture for flexible placement of IP functions blocks
App 20060033527 - Lee; Andy L. ;   et al.
2006-02-16
Method of optimizing the design of electronic systems having multiple timing constraints
Grant 6,763,506 - Betz , et al. July 13, 2
2004-07-13
PLD architecture for flexible placement of IP function blocks
App 20030237071 - Lee, Andy L. ;   et al.
2003-12-25
PLD architecture for flexible placement of IP function blocks
Grant 6,605,962 - Lee , et al. August 12, 2
2003-08-12
PLD architecture for flexible placement of IP function blocks
App 20020163356 - Lee, Andy L. ;   et al.
2002-11-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed