loadpatents
name:-0.0078630447387695
name:-0.010052919387817
name:-0.00068402290344238
Betker; Michael R. Patent Filings

Betker; Michael R.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Betker; Michael R..The latest application filed is for "task backpressure and deletion in a multi-flow network processor architecture".

Company Profile
0.12.6
  • Betker; Michael R. - Orefield PA
  • Betker; Michael R. - US
  • Betker; Michael R. - Sanatoga PA
  • Betker; Michael R. - Holland PA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Task backpressure and deletion in a multi-flow network processor architecture
Grant 8,910,168 - Mital , et al. December 9, 2
2014-12-09
Task queuing in a multi-flow network processor architecture
Grant 8,873,550 - Mital , et al. October 28, 2
2014-10-28
Hash processing in a network communications processor architecture
Grant 8,539,199 - Burroughs , et al. September 17, 2
2013-09-17
Transaction performance monitoring in a processor bus bridge
Grant 8,489,792 - Byrne , et al. July 16, 2
2013-07-16
Processor bus bridge for network processors or the like
Grant 8,489,794 - Byrne , et al. July 16, 2
2013-07-16
Task Backpressure and Deletion in a Multi-Flow Network Processor Architecture
App 20130125127 - Mital; Deepak ;   et al.
2013-05-16
Task Queuing in a Multi-Flow Network Processor Architecture
App 20130086332 - Mital; Deepak ;   et al.
2013-04-04
Network communications processor architecture with memory load balancing
Grant 8,255,644 - Sonnier , et al. August 28, 2
2012-08-28
Transaction Performance Monitoring In A Processor Bus Bridge
App 20110225337 - Byrne; Richard J. ;   et al.
2011-09-15
Processor Bus Bridge For Network Processors Or The Like
App 20110225334 - Byrne; Richard J. ;   et al.
2011-09-15
Hash Processing In A Network Communications Processor Architecture
App 20110225391 - Burroughs; William ;   et al.
2011-09-15
Network Communications Processor Architecture With Memory Load Balancing
App 20100293345 - Sonnier; David P. ;   et al.
2010-11-18
Apparatus and method for computer processing using an enhanced Harvard architecture utilizing dual memory buses and the arbitration for data/instruction fetch
Grant 5,577,230 - Argade , et al. November 19, 1
1996-11-19
Dynamically balanced ionization blower
Grant 4,757,422 - Bossard , et al. July 12, 1
1988-07-12
Wide-range resistance monitoring apparatus and method
Grant 4,736,157 - Betker , et al. April 5, 1
1988-04-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed