loadpatents
name:-0.017610788345337
name:-0.020573854446411
name:-0.013005971908569
Bertone; Michael Patent Filings

Bertone; Michael

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bertone; Michael.The latest application filed is for "managing commit order for an external instruction relative to queued instructions".

Company Profile
12.16.16
  • Bertone; Michael - Marlborough MA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Managing low-level instructions and core interactions in multi-core processors
Grant 11,327,759 - Carlson , et al. May 10, 2
2022-05-10
Managing potential faults for speculative page table access
Grant 11,176,055 - Mukherjee , et al. November 16, 2
2021-11-16
Managing Commit Order for an External Instruction Relative to Queued Instructions
App 20210011729 - Mukherjee; Shubhendu Sekhar ;   et al.
2021-01-14
Managing Load and Store Instructions for Memory Barrier Handling
App 20200379772 - Mukherjee; Shubhendu Sekhar ;   et al.
2020-12-03
Managing translation lookaside buffer entries based on associativity and page size
Grant 10,846,239 - Mukherjee , et al. November 24, 2
2020-11-24
Managing commit order for an external instruction relative to two unissued queued instructions
Grant 10,817,300 - Mukherjee , et al. October 27, 2
2020-10-27
Managing Translation Lookaside Buffer Entries Based on Associativity and Page Size
App 20200174945 - Mukherjee; Shubhendu Sekhar ;   et al.
2020-06-04
Managing Pipeline Instruction Insertion For Received External Instructions
App 20200133680 - Mukherjee; Shubhendu Sekhar ;   et al.
2020-04-30
Managing Low-level Instructions And Core Interactions In Multi-core Processors
App 20200097292 - Carlson; David Albert ;   et al.
2020-03-26
Managing lock and unlock operations using operation prediction
Grant 10,599,430 - Mukherjee , et al.
2020-03-24
Admission control for memory access requests
Grant 10,599,577 - Mukherjee , et al.
2020-03-24
Managing lock and unlock operations using traffic prioritization
Grant 10,445,096 - Mukherjee , et al. Oc
2019-10-15
Managing fairness for lock and unlock operations using operation prioritization
Grant 10,331,500 - Mukherjee , et al.
2019-06-25
Managing lock and unlock operations using active spinning
Grant 10,248,420 - Mukherjee , et al.
2019-04-02
Managing virtual-address caches for multiple memory page sizes
Grant 10,223,279 - Mukherjee , et al.
2019-03-05
Managing Fairness For Lock And Unlock Operations Using Operation Prioritization
App 20180293114 - Mukherjee; Shubhendu Sekhar ;   et al.
2018-10-11
Managing Lock And Unlock Operations Using Active Spinning
App 20180293113 - Mukherjee; Shubhendu Sekhar ;   et al.
2018-10-11
Managing Lock And Unlock Operations Using Operation Prediction
App 20180293070 - Mukherjee; Shubhendu Sekhar ;   et al.
2018-10-11
Managing Lock And Unlock Operations Using Traffic Prioritization
App 20180293100 - Mukherjee; Shubhendu Sekhar ;   et al.
2018-10-11
Collapsed address translation with multiple page sizes
Grant 10,042,778 - Mukherjee , et al. August 7, 2
2018-08-07
Managing Virtual-address Caches For Multiple Memory Page Sizes
App 20170371799 - Mukherjee; Shubhendu Sekhar ;   et al.
2017-12-28
Admission Control For Memory Access Requests
App 20170322886 - Mukherjee; Shubhendu Sekhar ;   et al.
2017-11-09
Collapsed Address Translation With Multiple Page Sizes
App 20170206171 - Mukherjee; Shubhendu S. ;   et al.
2017-07-20
Collapsed address translation with multiple page sizes
Grant 9,645,941 - Mukherjee , et al. May 9, 2
2017-05-09
Merged TLB structure for multiple sequential address translations
Grant 9,639,476 - Chin , et al. May 2, 2
2017-05-02
Maintenance of cache and tags in a translation lookaside buffer
Grant 9,268,694 - Snyder, II , et al. February 23, 2
2016-02-23
Translation bypass in multi-stage address translation
Grant 9,208,103 - Kessler , et al. December 8, 2
2015-12-08
Maintenance Of Cache And Tags In A Translation Lookaside Buffer
App 20150089147 - Snyder, II; Wilson P. ;   et al.
2015-03-26
Translation Bypass In Multi-Stage Address Translation
App 20150089150 - Kessler; Richard E. ;   et al.
2015-03-26
Collapsed Address Translation With Multiple Page Sizes
App 20150089184 - Mukherjee; Shubhendu S. ;   et al.
2015-03-26
Merged TLB Structure For Multiple Sequential Address Translations
App 20150089116 - Chin; Bryan W. ;   et al.
2015-03-26
Method for reducing directory writes and latency in a high performance, directory-based, coherency protocol
Grant 6,654,858 - Asher , et al. November 25, 2
2003-11-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed