Bereza; William W.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Bereza; William W..The latest application filed is for "digitally controlled oscillators".
- Bereza; William W. - Nepean N/A CA
- Bereza; William W. - Nepan CA
- Bereza; William W - Nepean CA
| Patent | Date |
|---|---|
| Self-tuning high speed transceiver for IC wireline channel Grant 9,160,405 - Vareljian , et al. October 13, 2 | 2015-10-13 |
| Thermometer-code-to-binary encoders Grant 9,083,365 - Xiao , et al. July 14, 2 | 2015-07-14 |
| Digital equalizer for high-speed serial communications Grant 8,654,898 - Bereza , et al. February 18, 2 | 2014-02-18 |
| Techniques for digital loop filters Grant 8,212,610 - Bereza , et al. July 3, 2 | 2012-07-03 |
| Phase-locked loop circuitry with multiple voltage-controlled oscillators Grant 8,130,044 - Bereza , et al. March 6, 2 | 2012-03-06 |
| Apparatus and associated methods for generating reference signals Grant 8,125,362 - Bereza February 28, 2 | 2012-02-28 |
| Digitally Controlled Oscillators App 20110309886 - Moussavi; Mohsen ; et al. | 2011-12-22 |
| Digitally controlled oscillators Grant 8,031,011 - Moussavi , et al. October 4, 2 | 2011-10-04 |
| Return loss techniques in wirebond packages for high-speed data communications Grant 7,825,527 - Bereza , et al. November 2, 2 | 2010-11-02 |
| Clock signal circuitry for multi-channel data signaling Grant 7,812,659 - Shumarayev , et al. October 12, 2 | 2010-10-12 |
| Systems and methods for simulating link performance Grant 7,693,691 - Tao , et al. April 6, 2 | 2010-04-06 |
| Techniques For Digital Loop Filters App 20100073054 - Bereza; William W. ; et al. | 2010-03-25 |
| Thermometer-code-to-binary encoders Grant 7,675,440 - Xiao , et al. March 9, 2 | 2010-03-09 |
| Apparatus for all-digital serializer-de-serializer and associated methods Grant 7,656,323 - Bereza , et al. February 2, 2 | 2010-02-02 |
| Digitally Controlled Oscillators App 20090322435 - Moussavi; Mohsen ; et al. | 2009-12-31 |
| Phase-locked Loop Circuitry With Multiple Voltage-controlled Oscillators App 20090315627 - Bereza; William W. ; et al. | 2009-12-24 |
| Return Loss Techniques In Wirebond Packages For High-speed Data Communications App 20090309240 - Bereza; William W. ; et al. | 2009-12-17 |
| Digital Equalizer For High-speed Serial Communications App 20090279597 - Bereza; William W. ; et al. | 2009-11-12 |
| Apparatus For All-digital Serializer-de-serializer And Associated Methods App 20080298476 - Bereza; William W. ; et al. | 2008-12-04 |
| Reference clock receiver compliant with LVPECL, LVDS and PCI-Express supporting both AC coupling and DC coupling App 20080197906 - Mei; Haitao ; et al. | 2008-08-21 |
| Clock circuitry for programmable logic devices Grant 7,304,498 - Bereza , et al. December 4, 2 | 2007-12-04 |
| Clock circuitry for programmable logic devices App 20070019766 - Bereza; William W. ; et al. | 2007-01-25 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 