loadpatents
Patent applications and USPTO patent grants for Bentley; Steven John.The latest application filed is for "semiconductor device with metal structure under an active layer".
Patent | Date |
---|---|
Semiconductor device with metal structure under an active layer Grant 11,217,533 - Soss , et al. January 4, 2 | 2022-01-04 |
Semiconductor Device With Metal Structure Under An Active Layer App 20210249352 - SOSS; STEVEN ROBERT ;   et al. | 2021-08-12 |
Formation of bottom junction in vertical FET devices Grant 10,141,446 - Niimi , et al. Nov | 2018-11-27 |
Formation Of Bottom Junction In Vertical Fet Devices App 20180061993 - NIIMI; Hiroaki ;   et al. | 2018-03-01 |
Formation Of Bottom Junction In Vertical Fet Devices App 20170358687 - NIIMI; Hiroaki ;   et al. | 2017-12-14 |
Formation of bottom junction in vertical FET devices Grant 9,842,933 - Niimi , et al. December 12, 2 | 2017-12-12 |
Self-aligned dual-height isolation for bulk FinFET Grant 9,564,486 - Akarvardar , et al. February 7, 2 | 2017-02-07 |
Punch-through-stop after partial fin etch Grant 9,543,215 - Lim , et al. January 10, 2 | 2017-01-10 |
Self-aligned gate-first VFETs using a gate spacer recess Grant 9,536,793 - Zhang , et al. January 3, 2 | 2017-01-03 |
Punch-through-stop After Partial Fin Etch App 20160307807 - LIM; Kwan-Yong ;   et al. | 2016-10-20 |
Self-aligned dual-height isolation for bulk FinFET Grant 9,324,790 - Akarvardar , et al. April 26, 2 | 2016-04-26 |
Retrograde Doped Layer For Device Isolation App 20160035728 - Jacob; Ajey Poovannummoottil ;   et al. | 2016-02-04 |
Self-aligned Dual-height Isolation For Bulk Finfet App 20150372080 - Akarvardar; Murat Kerem ;   et al. | 2015-12-24 |
Fin pitch scaling and active layer isolation Grant 9,076,842 - Jacob , et al. July 7, 2 | 2015-07-07 |
Self-aligned Dual-height Isolation For Bulk Finfet App 20150137308 - Akarvardar; Murat Kerem ;   et al. | 2015-05-21 |
Fin Pitch Scaling And Active Layer Isolation App 20150061014 - JACOB; Ajey Poovannummoottil ;   et al. | 2015-03-05 |
Retrograde Doped Layer For Device Isolation App 20140361377 - Jacob; Ajey Poovannummoottil ;   et al. | 2014-12-11 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.