loadpatents
name:-0.028956890106201
name:-0.022322177886963
name:-0.003547191619873
Benaissa; Kamel Patent Filings

Benaissa; Kamel

Patent Applications and Registrations

Patent applications and USPTO patent grants for Benaissa; Kamel.The latest application filed is for "mos transistor structure and method of forming the structure with vertically and horizontally-elongated metal contacts".

Company Profile
3.25.27
  • Benaissa; Kamel - Garland TX
  • Benaissa; Kamel - Dallas TX US
  • Benaissa; Kamel - Richardson TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Diffusion resistor with reduced voltage coefficient of resistance and increased breakdown voltage using CMOS wells
Grant 10,128,145 - Benaissa , et al. November 13, 2
2018-11-13
MOS transistor structure and method of forming the structure with vertically and horizontally-elongated metal contacts
Grant 9,966,373 - McMullan , et al. May 8, 2
2018-05-08
Mos Transistor Structure And Method Of Forming The Structure With Vertically And Horizontally-elongated Metal Contacts
App 20170133366 - McMullan; Russell Carlton ;   et al.
2017-05-11
MOS transistor structure and method of forming the structure with vertically and horizontally-elongated metal contacts
Grant 9,583,609 - McMullan , et al. February 28, 2
2017-02-28
Low temperature coefficient resistor in CMOS flow
Grant 9,543,374 - Baldwin , et al. January 10, 2
2017-01-10
Poly resistor for metal gate integrated circuits
Grant 9,508,708 - Benaissa November 29, 2
2016-11-29
Poly Resistor For Metal Gate Integrated Circuits
App 20150171077 - BENAISSA; Kamel
2015-06-18
Low Temperature Coefficient Resistor In Cmos Flow
App 20150171158 - BALDWIN; Greg Charles ;   et al.
2015-06-18
Poly resistor for metal gate integrated circuits
Grant 8,940,612 - Benaissa January 27, 2
2015-01-27
Low temperature coefficient resistor in CMOS flow
Grant 8,940,598 - Baldwin , et al. January 27, 2
2015-01-27
MOS Transistor Structure and Method of Forming the Structure with Vertically and Horizontally-Elongated Metal Contacts
App 20140284725 - McMullan; Russell Carlton ;   et al.
2014-09-25
Diffusion Resistor With Reduced Voltage Coefficient Of Resistance And Increased Breakdown Voltage Using Cmos Wells
App 20140227859 - BENAISSA; Kamel ;   et al.
2014-08-14
Poly Resistor For Metal Gate Integrated Circuits
App 20140183658 - BENAISSA; Kamel
2014-07-03
High performance asymmetric cascoded transistor
Grant 8,753,941 - Benaissa , et al. June 17, 2
2014-06-17
Diffusion resistor with reduced voltage coefficient of resistance and increased breakdown voltage using CMOS wells
Grant 8,716,827 - Benaissa , et al. May 6, 2
2014-05-06
Diffusion Resistor With Reduced Voltage Coefficient Of Resistance And Increased Breakdown Voltage Using Cmos Wells
App 20140070361 - Benaissa; Kamel ;   et al.
2014-03-13
Method of building compensated isolated P-well devices
Grant 8,609,483 - Benaissa , et al. December 17, 2
2013-12-17
Compensated isolated p-well DENMOS devices
Grant 8,604,543 - Benaissa , et al. December 10, 2
2013-12-10
Low cost transistors using gate orientation and optimized implants
Grant 8,405,154 - Benaissa , et al. March 26, 2
2013-03-26
Lateral bipolar transistor with compensated well regions
Grant 8,294,243 - Benaissa October 23, 2
2012-10-23
Compensated Isolated P-WELL DENMOS Devices
App 20120261766 - BENAISSA; Kamel ;   et al.
2012-10-18
Compensated isolated p-well DENMOS devices
Grant 8,232,158 - Benaissa , et al. July 31, 2
2012-07-31
Low Temperature Coefficient Resistor In Cmos Flow
App 20120108020 - BALDWIN; Greg Charles ;   et al.
2012-05-03
DEMOS transistors with STI and compensated well in drain
Grant 8,134,204 - Benaissa , et al. March 13, 2
2012-03-13
Differential poly doping and circuits therefrom
Grant 8,114,729 - Ekbote , et al. February 14, 2
2012-02-14
Low Cost Transistors Using Gate Orientation And Optimized Implants
App 20110248347 - BENAISSA; Kamel ;   et al.
2011-10-13
Low cost transistors using gate orientation and optimized implants
Grant 7,994,009 - Benaissa , et al. August 9, 2
2011-08-09
Compensated Isolated P-WELL DENMOS Devices
App 20110156144 - Benaissa; Kamel ;   et al.
2011-06-30
Lateral Bipolar Transistor With Compensated Well Regions
App 20110049678 - Benaissa; Kamel
2011-03-03
Low Cost Transistors Using Gate Orientation And Optimized Implants
App 20100327374 - Benaissa; Kamel ;   et al.
2010-12-30
Method Of Building Compensated Isolated P-well Devices
App 20100327335 - BENAISSA; Kamel ;   et al.
2010-12-30
Low Cost Symmetric Transistors
App 20100327361 - BENAISSA; KAMEL ;   et al.
2010-12-30
Lateral bipolar transistor with compensated well regions
Grant 7,829,405 - Benaissa November 9, 2
2010-11-09
Semiconductor Varactor With Reduced Parasitic Resistance
App 20100244138 - Benaissa; Kamel ;   et al.
2010-09-30
Demos Transistors With Sti And Compensated Well In Drain
App 20100032755 - BENAISSA; Kamel ;   et al.
2010-02-11
Device Having Pocketless Regions and Methods of Making the Device
App 20090263946 - Benaissa; Kamel ;   et al.
2009-10-22
Lateral Bipolar Transistor With Compensated Well Regions
App 20090166673 - Benaissa; Kamel
2009-07-02
Differential Poly Doping And Circuits Therefrom
App 20090096031 - EKBOTE; Shashank ;   et al.
2009-04-16
Device Having Pocketless Regions and Method of Making the Device
App 20080179691 - Benaissa; Kamel ;   et al.
2008-07-31
Semiconductor varactor with reduced parasitic resistance
App 20060192268 - Benaissa; Kamel ;   et al.
2006-08-31
Semiconductor varactor with reduced parasitic resistance
Grant 7,053,465 - Benaissa , et al. May 30, 2
2006-05-30
Variable reactor (varactor) with engineered capacitance-voltage characteristics
Grant 6,847,095 - Benaissa , et al. January 25, 2
2005-01-25
Variable reactor (varactor) with engineered capacitance-voltage characteristics
App 20040195643 - Benaissa, Kamel ;   et al.
2004-10-07
Method for making high gain bipolar transistors in CMOS process
App 20020084494 - Benaissa, Kamel ;   et al.
2002-07-04
Semiconductor varactor with reduced parasitic resistance
App 20020074589 - Benaissa, Kamel ;   et al.
2002-06-20
High gain bipolar junction transistor with counterdoped base in CMOS technology
App 20020058373 - Shen, Chi-Cheong ;   et al.
2002-05-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed