Behrends; Derick Gardner

Patent Applications and Registrations

Patent applications and USPTO patent grants for Behrends; Derick Gardner.The latest application filed is for "data security for dynamic random access memory using body bias to clear data at power-up".

Company Profile

0.21.25

Behrends; Derick Gardner - Rochester MN US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Layout to minimize FET variation in small dimension photolithography Grant 8,860,141 - Behrends , et al. October 14, 2	2014-10-14
Data security for dynamic random access memory using body bias to clear data at power-up Grant 8,467,230 - Behrends , et al. June 18, 2	2013-06-18
Delay chain burn-in for increased repeatability of physically unclonable functions Grant 8,159,260 - Behrends , et al. April 17, 2	2012-04-17
Data Security For Dynamic Random Access Memory Using Body Bias To Clear Data At Power-up App 20120087176 - Behrends; Derick Gardner ; et al.	2012-04-12
Delay Chain Burn-in For Increased Repeatability Of Physically Unclonable Functions App 20120081143 - Behrends; Derick Gardner ; et al.	2012-04-05
Implementing boosted wordline voltage in memories Grant 7,924,633 - Behrends , et al. April 12, 2	2011-04-12
Implementing enhanced SRAM stability and enhanced chip yield with configurable wordline voltage levels Grant 7,911,827 - Behrends , et al. March 22, 2	2011-03-22
Design structure embodied in a machine readable medium for implementing SRAM cell write performance evaluation Grant 7,788,554 - Adams , et al. August 31, 2	2010-08-31
Implementing Boosted Wordline Voltage in Memories App 20100214859 - Behrends; Derick Gardner ; et al.	2010-08-26
Apparatus for implementing SRAM cell write performance evaluation Grant 7,768,851 - Adams , et al. August 3, 2	2010-08-03
Implementing Enhanced SRAM Stability and Enhanced Chip Yield With Configurable Wordline Voltage Levels App 20100188886 - Behrends; Derick Gardner ; et al.	2010-07-29
High performance read bypass test for SRAM circuits Grant 7,751,266 - Adams , et al. July 6, 2	2010-07-06
Low power level shifting latch circuits with gated feedback for high speed integrated circuits Grant 7,737,757 - Behrends , et al. June 15, 2	2010-06-15
Implementing local evaluation of domino read SRAM with enhanced SRAM cell stability Grant 7,724,585 - Behrends , et al. May 25, 2	2010-05-25
Implementing Variation Tolerant Memory Array Signal Timing App 20100118621 - Adams; Chad Allen ; et al.	2010-05-13
Implementing Local Evaluation of Domino Read SRAM With Enhanced SRAM Cell Stability App 20100046277 - Behrends; Derick Gardner ; et al.	2010-02-25
Low Power Level Shifting Latch Circuits With Gated Feedback for High Speed Integrated Circuits App 20100019824 - Behrends; Derick Gardner ; et al.	2010-01-28
High Performance Read Bypass Test for SRAM Circuits App 20090323445 - Adams; Chad Allen ; et al.	2009-12-31
Implementing Low Power Level Shifter For High Performance Integrated Circuits App 20090174457 - Behrends; Derick Gardner ; et al.	2009-07-09
Apparatus For Implementing Sram Cell Write Performance Evaluation App 20090116298 - Adams; Chad Allen ; et al.	2009-05-07
Method for implementing level shifter circuits for integrated circuits Grant 7,525,367 - Behrends , et al. April 28, 2	2009-04-28
Method for implementing SRAM cell write performance evaluation Grant 7,505,340 - Adams , et al. March 17, 2	2009-03-17
Method and Apparatus for Implementing SRAM Cell Write Performance Evaluation App 20090063912 - Adams; Chad Allen ; et al.	2009-03-05
Method And Apparatus For Implementing Sram Cell Write Performance Evaluation App 20090059697 - Adams; Chad Allen ; et al.	2009-03-05
Enhanced Sram Redundancy Circuit For Reducing Wiring And Required Number Of Redundant Elements App 20080273406 - Behrends; Derick Gardner ; et al.	2008-11-06
Method for reducing wiring and required number of redundant elements Grant 7,443,744 - Behrends , et al. October 28, 2	2008-10-28
Delay Mechanism for Unbalanced Read/Write Paths in Domino SRAM Arrays App 20080212396 - Adams; Chad Allen ; et al.	2008-09-04
Delay mechanism for unbalanced read/write paths in domino SRAM arrays Grant 7,400,550 - Adams , et al. July 15, 2	2008-07-15
Delay Mechanism For Unbalanced Read/write Paths In Domino Sram Arrays App 20080117695 - Adams; Chad Allen ; et al.	2008-05-22
Method and Enhanced SRAM Redundancy Circuit for Reducing Wiring and Required Number of Redundant Elements App 20080112237 - Behrends; Derick Gardner ; et al.	2008-05-15
Method and Enhanced SRAM Redundancy Circuit for Reducing Wiring and Required Number of Redundant Elements App 20080112219 - Behrends; Derick Gardner ; et al.	2008-05-15
Method for Implementing Level Shifter Circuits and Low Power Level Shifter Circuits for Integrated Circuits App 20080084231 - Behrends; Derick Gardner ; et al.	2008-04-10
Method for Implementing Level Shifter Circuits and Low Power Level Shifter Circuits for Integrated Circuits App 20080084237 - Behrends; Derick Gardner ; et al.	2008-04-10
Flood mode implementation for continuous bitline local evaluation circuit Grant 7,283,411 - Adams , et al. October 16, 2	2007-10-16
Maskable dynamic logic Grant 7,215,154 - Behrends , et al. May 8, 2	2007-05-08
Flood Mode Implementation for Continuous Bitline Local Evaluation Circuit App 20070053231 - Adams; Chad Allen ; et al.	2007-03-08
Method and apparatus for implementing power saving for content addressable memory App 20070047282 - Behrends; Derick Gardner ; et al.	2007-03-01
Maskable dynamic logic App 20070018690 - Behrends; Derick Gardner ; et al.	2007-01-25
Flood mode implementation for continuous bitline local evaluation circuit Grant 7,133,320 - Adams , et al. November 7, 2	2006-11-07
Flood mode implementation for continuous bitline local evaluation circuit App 20060092727 - Adams; Chad Allen ; et al.	2006-05-04
Method And Sum Addressed Cell Encoder For Enhanced Compare And Search Timing For Cam Compare App 20060087873 - Adams; Chad Allen ; et al.	2006-04-27
Method and sum addressed cell encoder for enhanced compare and search timing for CAM compare Grant 7,035,127 - Adams , et al. April 25, 2	2006-04-25
Multiple mode elastic data transfer interface Grant 6,661,726 - Aipperspach , et al. December 9, 2	2003-12-09
Multiple mode elastic data transfer interface App 20030128611 - Aipperspach, Anthony Gus ; et al.	2003-07-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.