loadpatents
name:-0.016957998275757
name:-0.093676805496216
name:-0.00073909759521484
Beausoleil; William F. Patent Filings

Beausoleil; William F.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Beausoleil; William F..The latest application filed is for "method and apparatus for controlling power in an emulation system".

Company Profile
0.45.9
  • Beausoleil; William F. - Hopewell Junction NY US
  • Beausoleil; William F. - Hopewell Jucntion NY
  • Beausoleil; William F. - Hopewell Jct NY
  • Beausoleil; William F. - Poughkeepsie NY
  • Beausoleil; William F. - N/A NY
  • Beausoleil; William F. - Le Cap Antibes FR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and apparatus for increasing the efficiency of an emulation engine
Grant 8,706,469 - Beausoleil , et al. April 22, 2
2014-04-22
Method and apparatus for controlling power in an emulation system
Grant 8,296,121 - Poplack , et al. October 23, 2
2012-10-23
Method and apparatus for controlling power in an emulation system
Grant 8,160,862 - Poplack , et al. April 17, 2
2012-04-17
Hardware emulator having a variable input primitive
Grant 8,090,568 - Beausoleil , et al. January 3, 2
2012-01-03
Hardware emulator having a variable input emulation group
Grant 7,904,288 - Beausoleil , et al. March 8, 2
2011-03-08
Method and apparatus for increasing the efficiency of an emulation engine
Grant 7,827,023 - Beausoleil , et al. November 2, 2
2010-11-02
Method of visualization in processor based emulation system
Grant 7,739,093 - Beausoleil , et al. June 15, 2
2010-06-15
Method and apparatus for coupling data between discrete processor based emulation integrated chips
Grant 7,725,304 - Beausoleil , et al. May 25, 2
2010-05-25
Emulation processor interconnection architecture
Grant 7,555,423 - Beausoleil , et al. June 30, 2
2009-06-30
Method and apparatus for controlling power in an emulation system
App 20080270105 - Poplack; Mitchell Grant ;   et al.
2008-10-30
Hardware emulator having a variable input primitive
App 20070198241 - Beausoleil; William F. ;   et al.
2007-08-23
Method and apparatus for increasing the efficiency of an emulation engine
App 20070198809 - Beausoleil; William F. ;   et al.
2007-08-23
Method and apparatus for increasing the efficiency of an emulation engine
App 20070179772 - Beausoleil; William F. ;   et al.
2007-08-02
High speed software driven emulator comprised of a plurality of emulation processors with improved board-to-board interconnection cable length identification system
Grant 7,107,203 - Beausoleil , et al. September 12, 2
2006-09-12
Emulation processor interconnection architecture
App 20060190237 - Beausoleil; William F. ;   et al.
2006-08-24
High speed software driven emulator comprised of a plurality of emulation processors with a method to allow memory read/writes without interrupting the emulation
Grant 7,089,538 - Beausoleil , et al. August 8, 2
2006-08-08
Clustered processors in an emulation engine
Grant 7,047,179 - Beausoleil , et al. May 16, 2
2006-05-16
High speed software driven emulator comprised of a plurality of emulation processors with improved multiplexed data memory
Grant 7,043,417 - Beausoleil , et al. May 9, 2
2006-05-09
Method of visualization in processor based emulation system
App 20050267732 - Beausoleil, William F. ;   et al.
2005-12-01
High speed software driven emulator comprised of a plurality of emulation processors with a method to allow high speed bulk read/write operation synchronous DRAM while refreshing the memory
Grant 6,901,359 - Beausoleil , et al. May 31, 2
2005-05-31
High speed software driven emulator comprised of a plurality of emulation processors with an improved maintenance bus that streams data at high speed
Grant 6,850,880 - Beausoleil , et al. February 1, 2
2005-02-01
Vertically stacked memory chips in FBGA packages
Grant 6,774,475 - Blackshear , et al. August 10, 2
2004-08-10
Clustered processors in an emulation engine
App 20030212539 - Beausoleil, William F. ;   et al.
2003-11-13
Clustered processors in an emulation engine
Grant 6,618,698 - Beausoleil , et al. September 9, 2
2003-09-09
Vertically stacked memory chips in FBGA packages
App 20030137041 - Blackshear, Edmund D. ;   et al.
2003-07-24
High Bandwidth 3d Memory Packaging Technique
App 20020117741 - Beausoleil, William F. ;   et al.
2002-08-29
Emulation module having planar array organization
Grant 6,051,030 - Beausoleil , et al. April 18, 2
2000-04-18
Tightly coupled emulation processors
Grant 6,035,117 - Beausoleil , et al. March 7, 2
2000-03-07
Program storage device and computer program product for managing a shared direct access storage device with a fixed block architecture
Grant 5,564,019 - Beausoleil , et al. October 8, 1
1996-10-08
Multiprocessor for hardware emulation
Grant 5,551,013 - Beausoleil , et al. August 27, 1
1996-08-27
Shared direct access storage device for fixed block architecture devices
Grant 5,463,754 - Beausoleil , et al. October 31, 1
1995-10-31
Most recently used address translation system with least recently used (LRU) replacement
Grant 5,109,496 - Beausoleil , et al. April 28, 1
1992-04-28
Memory organization for vertical and horizontal vectors in a raster scan display system
Grant 4,716,546 - Beausoleil , et al. December 29, 1
1987-12-29
Multi-level storage hierarchy emulation monitor
Grant 4,087,794 - Beausoleil , et al. May 2, 1
1978-05-02
Hierarchical memory with dedicated high speed buffers
Grant 4,078,254 - Beausoleil , et al. March 7, 1
1978-03-07
Storage hierarchy performance monitor
Grant 4,068,304 - Beausoleil , et al. January 10, 1
1978-01-10
Array logic fabrication for use in pattern recognition equipments and the like
Grant 3,987,410 - Beausoleil , et al. October 19, 1
1976-10-19
Method of manufacturing a full capacity monolithic memory utilizing defective storage cells
Grant 3,897,626 - Beausoleil August 5, 1
1975-08-05
Dynamically Ordered Bidirectional Shift Register Having Charge Coupled Devices
Grant 3,789,247 - Beausoleil , et al. January 29, 1
1974-01-29
Shift Register Storage Unit With Multi-dimensional Dynamic Ordering
Grant 3,766,534 - Beausoleil , et al. October 16, 1
1973-10-16
Integral Hierarchical Binary Storage Element
Grant 3,740,723 - Beausoleil , et al. June 19, 1
1973-06-19
Full Capacity Monolithic Memory Utilizing Defective Storage Cells
Grant 3,735,368 - Beausoleil May 22, 1
1973-05-22
Monolithic Memory Utilizing Defective Storage Cells
Grant 3,714,637 - Beausoleil January 30, 1
1973-01-30
Shift Register Storage Unit
Grant 3,704,452 - Beausoleil , et al. November 28, 1
1972-11-28
Two Device Monolithic Bipolar Memory Array
Grant 3,697,962 - Beausoleil , et al. October 10, 1
1972-10-10
Dynamically Ordered Magnetic Bubble Shift Register Memory
Grant 3,670,313 - Beausoleil , et al. June 13, 1
1972-06-13
High-speed Associative Memory
Grant 3,648,254 - Beausoleil March 7, 1
1972-03-07
Auxiliary Storage Apparatus
Grant 3,648,255 - Beausoleil , et al. March 7, 1
1972-03-07
Memory With Reconfiguration To Avoid Uncorrectable Errors
Grant 3,644,902 - Beausoleil February 22, 1
1972-02-22
Centralized Crosspoint Switching Unit
Grant 3,601,807 - Beausoleil , et al. August 24, 1
1971-08-24
High-speed Dc Interlocked Communication System Interface
Grant 3,582,906 - Beausoleil , et al. June 1, 1
1971-06-01
Data Error Correction By Inversion Storage
Grant 3,582,880 - Beausoleil , et al. June 1, 1
1971-06-01
Module Switching Apparatus With Status Sensing And Dynamic Sharing Of Modules
Grant 3,581,286 - Beausoleil May 25, 1
1971-05-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed