Batish; Rakesh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Batish; Rakesh.The latest application filed is for "settable bone void filler".

Company Profile

1.7.6

Batish; Rakesh - Phoenixville PA
Batish; Rakesh - Royersford PA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Settable bone void filler Grant 11,395,864 - Fallis , et al. July 26, 2	2022-07-26
Settable Bone Void Filler App 20200324026 - FALLIS; Andrew ; et al.	2020-10-15
Interconnect assembly for testing integrated circuit packages Grant 7,402,051 - Batish , et al. July 22, 2	2008-07-22
Method For Reducing Or Eliminating Semiconductor Device Wire Sweep In A Multi-tier Bonding Device And A Device Produced By The Method App 20070096342 - Batish; Rakesh	2007-05-03
Method for reducing or eliminating semiconductor device wire sweep in a multi-tier bonding device and a device produced by the method Grant 7,179,688 - Batish February 20, 2	2007-02-20
System for reducing or eliminating semiconductor device wire sweep Grant 7,109,586 - Batish , et al. September 19, 2	2006-09-19
Transport And Positioning System For Use In Hospital Operating Rooms App 20050273926 - Sharps, Lewis ; et al.	2005-12-15
Transport and positioning system for use in hospital operating rooms Grant 6,966,081 - Sharps , et al. November 22, 2	2005-11-22
System and method for reducing or eliminating semiconductor device wire sweep Grant 6,955,949 - Batish , et al. October 18, 2	2005-10-18
System for reducing or eliminating semiconductor device wire sweep App 20050224930 - Batish, Rakesh ; et al.	2005-10-13
Method for reducing or eliminating semiconductor device wire sweep in a multi-tier bonding device and a device produced by the method App 20050121798 - Batish, Rakesh	2005-06-09
System and method for reducing or eliminating semiconductor device wire sweep App 20050085019 - Batish, Rakesh ; et al.	2005-04-21
System and method for preventing and alleviating short circuiting in a semiconductor device Grant 6,847,122 - Batish , et al. January 25, 2	2005-01-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.