loadpatents
Patent applications and USPTO patent grants for Bateman; Robert D..The latest application filed is for "byte aligned redundancy for memory array".
Patent | Date |
---|---|
Byte aligned redundancy for memory array Grant 6,985,392 - Bateman , et al. January 10, 2 | 2006-01-10 |
Cache having a prioritized replacement technique and method therefor Grant 6,862,663 - Bateman March 1, 2 | 2005-03-01 |
Byte aligned redundancy for memory array App 20050024981 - Bateman, Robert D. ;   et al. | 2005-02-03 |
Byte aligned redundancy for memory array Grant 6,831,868 - Bateman , et al. December 14, 2 | 2004-12-14 |
Byte aligned redundancy for memory array App 20040109360 - Bateman, Robert D. ;   et al. | 2004-06-10 |
Sense amplifier having integrated y multiplexor and method therefor Grant 6,643,200 - Clark , et al. November 4, 2 | 2003-11-04 |
Sense amplifier having integrated y multiplexor and method therefor App 20020145928 - Clark, Lawrence T. ;   et al. | 2002-10-10 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.