Bassett; Paul Douglas

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bassett; Paul Douglas.The latest application filed is for "memory redundancy reduction".

Company Profile

0.14.8

Bassett; Paul Douglas - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Memory Redundancy Reduction App 20160063170 - Lin; Jentsung ; et al.	2016-03-03
Voltage level shifter with dynamic circuit structure having discharge delay tracking Grant 8,653,852 - Lin , et al. February 18, 2	2014-02-18
Feedback scan isolation and scan bypass architecture Grant 8,627,159 - Policke , et al. January 7, 2	2014-01-07
Debugger based memory dump using built in self test Grant 8,527,825 - Kim , et al. September 3, 2	2013-09-03
Architecture and method for eliminating store buffers in a DSP/processor with multiple memory accesses Grant 8,527,804 - Lin , et al. September 3, 2	2013-09-03
Logic built-in self-test programmable pattern bit mask Grant 8,522,097 - Kim , et al. August 27, 2	2013-08-27
Method and apparatus for testing a memory device Grant 8,466,707 - Mohammad , et al. June 18, 2	2013-06-18
Apparatus and method to translate virtual addresses to physical addresses in a base plus offset addressing mode Grant 8,195,916 - Bassett , et al. June 5, 2	2012-06-05
Feedback Scan Isolation and Scan Bypass Architecture App 20120124433 - Policke; Paul F. ; et al.	2012-05-17
Architecture and Method for Eliminating Store Buffers in a DSP/Processor with Multiple Memory Accesses App 20120110367 - Lin; Jentsung Ken ; et al.	2012-05-03
Debugger Based Memory Dump Using Built in Self Test App 20120072791 - Kim; Hong S. ; et al.	2012-03-22
Logic Built-In Self-Test Programmable Pattern Bit Mask App 20110231719 - Kim; Hong S. ; et al.	2011-09-22
Voltage Level Shifter with Dynamic Circuit Structure having Discharge Delay Tracking App 20110193609 - Lin; Jentsung ; et al.	2011-08-11
Voltage Level Shifter With Dynamic Circuit Structure Having Discharge Delay Tracking App 20110193592 - Lin; Jentsung ; et al.	2011-08-11
Voltage level shifter with dynamic circuit structure having discharge delay tracking Grant 7,986,165 - Lin , et al. July 26, 2	2011-07-26
Apparatus and Method to Translate Virtual Addresses to Physical Addresses in a Base Plus Offset Addressing Mode App 20100228944 - Bassett; Paul Douglas ; et al.	2010-09-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.