loadpatents
name:-0.011245965957642
name:-0.005504846572876
name:-0.00044608116149902
Barwin; John E. Patent Filings

Barwin; John E.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Barwin; John E..The latest application filed is for "method of managing electro migration in logic designs and design structure thereof".

Company Profile
0.8.10
  • Barwin; John E. - Essex Junction VT
  • Barwin; John E. - Jeffersonville VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method of managing electro migration in logic designs and design structure thereof
Grant 8,938,701 - Barwin , et al. January 20, 2
2015-01-20
Integrated circuit design method and system
Grant 8,656,325 - Barwin , et al. February 18, 2
2014-02-18
Method Of Managing Electro Migration In Logic Designs And Design Structure Thereof
App 20130332895 - BARWIN; John E. ;   et al.
2013-12-12
Method of managing electro migration in logic designs and design structure thereof
Grant 8,560,990 - Barwin , et al. October 15, 2
2013-10-15
Integrated Circuit Design Method And System
App 20130185684 - Barwin; John E. ;   et al.
2013-07-18
Method Of Managing Electro Migration In Logic Designs And Design Structure Thereof
App 20110173583 - BARWIN; John E. ;   et al.
2011-07-14
Design System And Method That, During Timing Analysis, Compensates For Regional Timing Variations
App 20110107291 - Barwin; John E. ;   et al.
2011-05-05
Structure For Improving Fuse State Detection And Yield In Semiconductor Applications
App 20090153228 - Barwin; John E. ;   et al.
2009-06-18
Fully synchronous DLL with architected update window
Grant 7,492,199 - Barwin , et al. February 17, 2
2009-02-17
Method Of Improving Fuse State Detection And Yield In Semiconductor Applications
App 20080265982 - Barwin; John E. ;   et al.
2008-10-30
Method of improving fuse state detection and yield in semiconductor applications
Grant 7,403,061 - Barwin , et al. July 22, 2
2008-07-22
Fully Synchronous Dll With Architected Update Window
App 20080025447 - Barwin; John E. ;   et al.
2008-01-31
Method Of Improving Fuse State Detection And Yield In Semiconductor Applications
App 20070222497 - Barwin; John E. ;   et al.
2007-09-27
Precharging the write path of an MRAM device for fast write operation
Grant 7,057,924 - Lammers , et al. June 6, 2
2006-06-06
Precharging the write path of an MRAM device for fast write operation
App 20050157546 - Lammers, Stefan ;   et al.
2005-07-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed