Barr; Andrew H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Barr; Andrew H..The latest application filed is for "computing with both lock-step and free-step processor modes".

Company Profile

0.37.38

Barr; Andrew H. - Roseville CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Computing with both lock-step and free-step processor modes Grant 8,826,288 - Barr , et al. September 2, 2	2014-09-02
External state cache for computer processor Grant 8,812,781 - Pomaranski , et al. August 19, 2	2014-08-19
System fan management based on system loading options for a system having replaceable electronics modules Grant 8,597,091 - Espinoza-Ibarra , et al. December 3, 2	2013-12-03
System and method for testing a memory Grant 8,176,250 - Shidla , et al. May 8, 2	2012-05-08
System and method for testing a memory with an expansion card using DMA Grant 7,797,134 - Barr , et al. September 14, 2	2010-09-14
System and method for managing the operating frequency of blades in a bladed-system Grant 7,548,971 - Espinoza-Ibarra , et al. June 16, 2	2009-06-16
System and method for testing a component in a computer system using frequency margining Grant 7,487,399 - Pomaranski , et al. February 3, 2	2009-02-03
Enabling multiple testing devices Grant 7,469,370 - Shidla , et al. December 23, 2	2008-12-23
System and method for testing a cell Grant 7,418,367 - Pomaranski , et al. August 26, 2	2008-08-26
System and method for the frequency management of computer systems to allow capacity on demand Grant 7,389,435 - Barr , et al. June 17, 2	2008-06-17
System and method for testing a memory using DMA Grant 7,350,109 - Barr , et al. March 25, 2	2008-03-25
Heat sink fan management based on performance requirements Grant 7,337,018 - Espinoza-Ibarra , et al. February 26, 2	2008-02-26
Method and apparatus for improving signal integrity in a high speed flex cable Grant 7,276,986 - Barr , et al. October 2, 2	2007-10-02
Bus clock frequency management based on device load Grant 7,206,960 - Barr , et al. April 17, 2	2007-04-17
System and method for load dependent frequency and performance modulation in bladed systems Grant 7,185,214 - Espinoza-Ibarra , et al. February 27, 2	2007-02-27
Bus clock frequency management based on characteristics of an application program Grant 7,149,913 - Barr , et al. December 12, 2	2006-12-12
Bus clock frequency management based on device bandwidth characteristics Grant 7,146,519 - Barr , et al. December 5, 2	2006-12-05
Computing with both lock-step and free-step processor modes App 20060245264 - Barr; Andrew H. ; et al.	2006-11-02
Redundant I/O interface management App 20060233204 - Pomaranski; Ken G. ; et al.	2006-10-19
External state cache for computer processor App 20060236034 - Pomaranski; Ken G. ; et al.	2006-10-19
Blade system for using multiple frequency synthesizers to control multiple processor clocks operating at different frequencies based upon user input Grant 7,124,315 - Espinoza-Ibarra , et al. October 17, 2	2006-10-17
System and method for managing processor voltage in a multi-processor computer system for optimized performance Grant 7,100,056 - Barr , et al. August 29, 2	2006-08-29
Voltage management of processors in a bladed system based on number of loaded processors Grant 7,080,263 - Barr , et al. July 18, 2	2006-07-18
Managing an operating frequency of processors in a multi-processor computer system Grant 7,076,671 - Espinoza-Ibarra , et al. July 11, 2	2006-07-11
System and method for testing an interconnect in a computer system Grant 7,072,788 - Pomaranski , et al. July 4, 2	2006-07-04
System, method and apparatus for the frequency management of blades in a bladed architecture based on performance requirements Grant 7,058,828 - Barr , et al. June 6, 2	2006-06-06
System and method for voltage management of a processor to optimize performance and power dissipation Grant 7,055,044 - Barr , et al. May 30, 2	2006-05-30
Apparatus and method for detecting and rejecting high impedance failures in chip interconnects Grant 6,995,581 - Barr , et al. February 7, 2	2006-02-07
System and method for testing a component in a computer system using voltage margining Grant 6,985,826 - Pomaranski , et al. January 10, 2	2006-01-10
Voltage management of blades in a bladed architecture system based on thermal and power budget allocation Grant 6,983,386 - Barr , et al. January 3, 2	2006-01-03
System fan management based on system loading options for a system having replaceable electronics modules App 20050259395 - Espinoza-lbarra, Ricardo ; et al.	2005-11-24
System fan management based on system loading options for a system having replaceable electronics modules Grant 6,961,242 - Espinoza-Ibarra , et al. November 1, 2	2005-11-01
Method and apparatus for regulating the operating temperature of electronic devices Grant 6,957,544 - Dobbs , et al. October 25, 2	2005-10-25
Management of a memory subsystem Grant 6,948,043 - Barr , et al. September 20, 2	2005-09-20
Apparatus and method for monitoring and predicting failures in system interconnect Grant 6,940,288 - Barr , et al. September 6, 2	2005-09-06
System and method for testing an interconnect in a computer system App 20050125187 - Pomaranski, Ken G. ; et al.	2005-06-09
System and method for testing a memory using DMA App 20050120268 - Barr, Andrew H. ; et al.	2005-06-02
Apparatus and method for detecting and rejecting high impedance failures in chip interconnects App 20050116733 - Barr, Andrew H. ; et al.	2005-06-02
System and method for testing a memory with an expansion card using DMA App 20050107987 - Barr, Andrew H. ; et al.	2005-05-19
Apparatus and method for monitoring high impedance failures in chip interconnects Grant 6,895,353 - Barr , et al. May 17, 2	2005-05-17
System and method for testing a component in a computer system using frequency margining App 20050102655 - Pomaranski, Ken G. ; et al.	2005-05-12
System and method for testing a component in a computer system using voltage margining App 20050096863 - Pomaranski, Ken G. ; et al.	2005-05-05
System and method for testing a cell App 20050096875 - Pomaranski, Ken G. ; et al.	2005-05-05
Apparatus and method for detecting and rejecting high impedance failures in chip interconnects Grant 6,879,173 - Barr , et al. April 12, 2	2005-04-12
Bus clock frequency management based on device load App 20050060594 - Barr, Andrew H. ; et al.	2005-03-17
System and method for testing a memory App 20050050276 - Shidla, Dale J. ; et al.	2005-03-03
Bus clock frequency management based on characteristics of an application program App 20050044440 - Barr, Andrew H. ; et al.	2005-02-24
Bus clock frequency management based on device bandwidth characteristics App 20050044442 - Barr, Andrew H. ; et al.	2005-02-24
Heat sink fan management based on performance requirements App 20050024828 - Espinoza-Ibarra, Ricardo ; et al.	2005-02-03
System fan management based on system loading options for a system having replaceable electronics modules App 20050024827 - Espinoza-Ibarra, Ricardo ; et al.	2005-02-03
Method and apparatus for regulating the operating temperature of electronic devices App 20050011208 - Dobbs, Robert W. ; et al.	2005-01-20
Apparatus and method for detecting and rejecting high impedance failures in chip interconnects App 20040245981 - Barr, Andrew H. ; et al.	2004-12-09
Apparatus and method for monitoring and predicting failures in system interconnect App 20040245996 - Barr, Andrew H. ; et al.	2004-12-09
Apparatus and method for detecting and rejecting high impedance interconnect failures in manufacturing process App 20040246008 - Barr, Andrew H. ; et al.	2004-12-09
Apparatus and method for detecting high impedance failures in system interconnect App 20040249585 - Barr, Andrew H. ; et al.	2004-12-09
Apparatus and method for monitoring high impedance failures in chip interconnects App 20040249612 - Barr, Andrew H. ; et al.	2004-12-09
Parallel board connection system and method Grant 6,791,843 - Dobbs , et al. September 14, 2	2004-09-14
Method and apparatus for improving signal integrity in a high speed flex cable App 20040150486 - Barr, Andrew H. ; et al.	2004-08-05
Enabling multiple testing devices App 20040123196 - Shidla, Dale J. ; et al.	2004-06-24
Automatic detection of different microprocessor architectures App 20040123070 - Shidla, Dale J. ; et al.	2004-06-24
System and method for managing the operating frequency of processors or blades App 20040068673 - Espinoza-Ibarra, Ricardo ; et al.	2004-04-08
Voltage management of blades in a bladed architecture based on performance requirements App 20040030941 - Barr, Andrew H. ; et al.	2004-02-12
System and method for managing the operating frequency of blades in a bladed-system App 20040030773 - Espinoza-Ibarra, Ricardo ; et al.	2004-02-12
System and method for the frequency management of computer systems to allow capacity on demand App 20040028070 - Barr, Andrew H. ; et al.	2004-02-12
Management of a memory subsystem App 20040027867 - Barr, Andrew H. ; et al.	2004-02-12
Voltage management of processors in a bladed system based on loading App 20040030939 - Barr, Andrew H. ; et al.	2004-02-12
System and method for load dependent frequency and performance modulation in bladed systems App 20040030774 - Espinoza-Ibarra, Ricardo ; et al.	2004-02-12
System, method and apparatus for the frequency management of blades in a bladed architecture based on performance requirements App 20040030944 - Barr, Andrew H. ; et al.	2004-02-12
Voltage modulation in conjunction with performance optimization at processor level App 20040030942 - Barr, Andrew H. ; et al.	2004-02-12
System and method for voltage management of a processor to optimize performance and power dissipation App 20040030938 - Barr, Andrew H. ; et al.	2004-02-12
System, method and apparatus for performance optimization at the processor level App 20040030940 - Espinoza-Ibarra, Ricardo ; et al.	2004-02-12
Reducing Effects Of Electrical Impedance App 20030025570 - Larson, Thane M. ; et al.	2003-02-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.