Banerjee; Soumya

Patent Applications and Registrations

Patent applications and USPTO patent grants for Banerjee; Soumya.The latest application filed is for "systems and methods for creating an integrated circuit with a remote device".

Company Profile

2.12.16

Banerjee; Soumya - San Jose CA
Banerjee; Soumya - Ranchi IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems and methods for creating an integrated circuit with a remote device Grant 10,867,333 - Banerjee , et al. December 15, 2	2020-12-15
Systems And Methods For Creating An Integrated Circuit With A Remote Device App 20190392500 - Banerjee; Soumya ; et al.	2019-12-26
Computer-aided Design Of Integrated Circuits App 20150154677 - Banerjee; Soumya ; et al.	2015-06-04
Automated digital circuit design tool that reduces or eliminates adverse timing constraints do to an inherent clock signal skew, and applications thereof Grant 8,291,364 - Panigrahi , et al. October 16, 2	2012-10-16
Software Programmable Hardware State Machines App 20120221838 - BANERJEE; Soumya ; et al.	2012-08-30
Software programmable hardware state machines Grant 8,151,093 - Banerjee , et al. April 3, 2	2012-04-03
System and method for managing the design and configuration of an integrated circuit semiconductor design Grant 8,103,987 - Banerjee , et al. January 24, 2	2012-01-24
Thread instruction fetch based on prioritized selection from plural round-robin outputs for different thread states Grant 8,078,840 - Banerjee , et al. December 13, 2	2011-12-13
Automated Digital Circuit Design Tool That Reduces or Eliminates Adverse Timing Constraints Due To An Inherent Clock Signal Skew, and Applications Thereof App 20110138349 - PANIGRAHI; Avishek ; et al.	2011-06-09
Three-tiered translation lookaside buffer hierarchy in a multithreading microprocessor Grant 7,925,859 - Banerjee , et al. April 12, 2	2011-04-12
Automated digital circuit design tool that reduces or eliminates adverse timing constraints due to an inherent clock signal skew, and applications thereof Grant 7,917,882 - Panigrahi , et al. March 29, 2	2011-03-29
Protecting trade secrets during the design and configuration of an integrated circuit semiconductor design Grant 7,774,723 - Banerjee August 10, 2	2010-08-10
Multi-ISA instruction fetch unit for a processor, and applications thereof Grant 7,707,389 - Banerjee , et al. April 27, 2	2010-04-27
Three-Tiered Translation Lookaside Buffer Hierarchy in a Multithreading Microprocessor App 20090327649 - BANERJEE; Soumya ; et al.	2009-12-31
Three-tiered translation lookaside buffer hierarchy in a multithreading microprocessor Grant 7,558,939 - Banerjee , et al. July 7, 2	2009-07-07
Automated digital circuit design tool that reduces or eliminates adverse timing constraints due to an inherent clock signal skew, and applications thereof App 20090113365 - Panigrahi; Avishek ; et al.	2009-04-30
Fetch Director Employing Barrel-Incrementer-Based Round-Robin Apparatus For Use In Multithreading Microprocessor App 20090113180 - Banerjee; Soumya ; et al.	2009-04-30
Semiconductor With Hardware Locked Intellectual Property And Related Methods App 20090080651 - BANERJEE; Soumya ; et al.	2009-03-26
Fetch director employing barrel-incrementer-based round-robin apparatus for use in multithreading microprocessor Grant 7,490,230 - Jensen , et al. February 10, 2	2009-02-10
Protecting Trade Secrets During the Design and Configuration of an Integrated Circuit Semiconductor Design App 20080222589 - Banerjee; Soumya	2008-09-11
Remote Interface for Managing the Design and Configuration of an Integrated Circuit Semiconductor Design App 20080222581 - Banerjee; Soumya ; et al.	2008-09-11
System And Method For Managing The Design And Configuration Of An Integrated Circuit Semiconductor Design App 20080222580 - Banerjee; Soumya ; et al.	2008-09-11
Synthesized assertions in a self-correcting processor and applications thereof App 20080177990 - Banerjee; Soumya ; et al.	2008-07-24
Software programmable hardware state machines App 20080065868 - Banerjee; Soumya ; et al.	2008-03-13
Three-tiered translation lookaside buffer hierarchy in a multithreading microprocessor App 20060206686 - Banerjee; Soumya ; et al.	2006-09-14
Fetch director employing barrel-incrementer-based round-robin apparatus for use in multithreading microprocessor App 20060179276 - Banerjee; Soumya ; et al.	2006-08-10
Method and apparatus for recoding instructions App 20050177707 - Banerjee, Soumya ; et al.	2005-08-11
Method and apparatus for bus optimization in a PLB system Grant 6,671,752 - Rao , et al. December 30, 2	2003-12-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.