loadpatents
Patent applications and USPTO patent grants for Banerjee; Pradip.The latest application filed is for "dynamic input/output: configurable data bus for optimizing data throughput".
Patent | Date |
---|---|
Dynamic input/output: configurable data bus for optimizing data throughput Grant 7,093,051 - Haig , et al. August 15, 2 | 2006-08-15 |
Dynamic input/output: configurable data bus for optimizing data throughput App 20030061421 - Haig, Robert ;   et al. | 2003-03-27 |
Scheme to test/repair multiple large RAM blocks Grant 5,537,355 - Banerjee , et al. July 16, 1 | 1996-07-16 |
High performance dynamic compare circuit Grant 5,515,024 - Ghia , et al. May 7, 1 | 1996-05-07 |
Method and apparatus for resetting a video SRAM Grant 4,837,746 - Banerjee , et al. June 6, 1 | 1989-06-06 |
Data load sequencer for multiple data line serializer Grant 4,829,471 - Banerjee , et al. May 9, 1 | 1989-05-09 |
High speed RAM based data serializers Grant 4,817,054 - Banerjee , et al. March 28, 1 | 1989-03-28 |
SEC | 0001302009 | Banerjee Pradip |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.