Banerjee; Parag

Patent Applications and Registrations

Patent applications and USPTO patent grants for Banerjee; Parag.The latest application filed is for "chemical vapor deposition of perovskite thin films".

Company Profile

2.12.10

Banerjee; Parag - St. Louis MO US
Banerjee; Parag - Greenbelt MD
Banerjee; Parag - Boise ID
Banerjee; Parag - Creve Coeur MO
BANERJEE; Parag - US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Chemical vapor deposition of perovskite thin films Grant 11,094,881 - Banerjee , et al. August 17, 2	2021-08-17
Chemical Vapor Deposition Of Perovskite Thin Films App 20190074439 - Banerjee; Parag ; et al.	2019-03-07
Nanodevice arrays for electrical energy storage, capture and management and method for their formation Grant 10,032,569 - Rubloff , et al. July 24, 2	2018-07-24
Nanodevice Arrays For Electrical Energy Storage, Capture And Management And Method For Their Formation App 20150200058 - RUBLOFF; Gary W. ; et al.	2015-07-16
Nanodevice arrays for electrical energy storage, capture and management and method for their formation Grant 8,912,522 - Rubloff , et al. December 16, 2	2014-12-16
Lateral two-terminal nanotube devices and method for their formation Grant 8,378,333 - Banerjee , et al. February 19, 2	2013-02-19
Method for programming a semiconductor magnetic memory integrating a magnetic tunneling junction above a floating-gate memory cell Grant 8,374,037 - Banerjee , et al. February 12, 2	2013-02-12
Optoelectronic Devices Employing Plasmon Induced Currents App 20120280209 - Bonnell; Dawn ; et al.	2012-11-08
Semiconductor Magnetic Memory Integrating A Magnetic Tunneling Junction Above A Floating-gate Memory Cell App 20110273929 - BANERJEE; Parag ; et al.	2011-11-10
Method for erasing a semiconductor magnetic memory integrating a magnetic tunneling junction above a floating-gate memory cell Grant 7,995,402 - Banerjee , et al. August 9, 2	2011-08-09
Semiconductor Magnetic Memory Integrating A Magnetic Tunneling Junction Above A Floating-gate Memory Cell App 20110080783 - Banerjee; Parag ; et al.	2011-04-07
Nanodevice Arrays For Electrical Energy Storage, Capture And Management And Method For Their Formation App 20110073827 - RUBLOFF; Gary W. ; et al.	2011-03-31
Semiconductor magnetic memory integrating a magnetic tunneling junction above a floating-gate memory cell Grant 7,852,668 - Banerjee , et al. December 14, 2	2010-12-14
Semiconductor Magnetic Memory Integrating A Magnetic Tunneling Junction Above A Floating-gate Memory Cell App 20090129167 - Banerjee; Parag ; et al.	2009-05-21
Lateral two-terminal nanotube devices and method for their formation App 20090108252 - Banerjee; Parag ; et al.	2009-04-30
Semiconductor magnetic memory integrating a magnetic tunneling junction above a floating-gate memory cell Grant 7,486,550 - Banerjee , et al. February 3, 2	2009-02-03
Semiconductor magnetic memory App 20070279977 - Banerjee; Parag ; et al.	2007-12-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.