Balster; Scott

Patent Applications and Registrations

Patent applications and USPTO patent grants for Balster; Scott.The latest application filed is for "transistor having double isolation with one floating isolation".

Company Profile

1.23.23

Balster; Scott - Dallas TX
Balster; Scott - Munich DE
Balster; Scott - Munchen DE
Balster, Scott - Muenchen DE
Balster; Scott - Richardson TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Transistor having double isolation with one floating isolation Grant 10,937,905 - Zhang , et al. March 2, 2	2021-03-02
Transistor Having Double Isolation With One Floating Isolation App 20150340496 - ZHANG; YONGXI ; et al.	2015-11-26
Advanced CMOS using super steep retrograde wells Grant 8,703,568 - Babcock , et al. April 22, 2	2014-04-22
Semiconductor device having a first bipolar device and a second bipolar device and method for fabrication Grant 8,450,179 - El-Kareh , et al. May 28, 2	2013-05-28
Advanced Cmos Using Super Steep Retrograde Wells App 20120164802 - Babcock; Jeffrey A. ; et al.	2012-06-28
Advanced CMOS using super steep retrograde wells Grant 8,129,246 - Babcock , et al. March 6, 2	2012-03-06
Method for fabricating isolated integrated semiconductor structures Grant 8,012,842 - Balster , et al. September 6, 2	2011-09-06
Advanced Cmos Using Super Steep Retrograde Wells App 20110111553 - Babcock; Jeffrey A. ; et al.	2011-05-12
Advanced CMOS using super steep retrograde wells Grant 7,883,977 - Babcock , et al. February 8, 2	2011-02-08
Integrated stacked capacitor and method of fabricating same Grant 7,736,986 - Dirnecker , et al. June 15, 2	2010-06-15
Advanced CMOS using super steep retrograde wells Grant 7,655,523 - Babcock , et al. February 2, 2	2010-02-02
Method for Fabricating Isolated Integrated Semiconductor Structures App 20090127630 - Balster; Scott ; et al.	2009-05-21
Advanced Cmos Using Super Steep Retrograde Wells App 20090130805 - Babcock; Jeffrey A. ; et al.	2009-05-21
Advanced CMOS using super steep retrograde wells Grant 7,501,324 - Babcock , et al. March 10, 2	2009-03-10
Integrated BiCMOS semiconductor circuit Grant 7,498,639 - Steinmann , et al. March 3, 2	2009-03-03
Integrated Stacked Capacitor and Method of Fabricating Same App 20080265368 - Dirnecker; Christoph ; et al.	2008-10-30
On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits Grant 7,422,972 - Babcock , et al. September 9, 2	2008-09-09
Advanced CMOS Using Super Steep Retrograde Wells App 20080132012 - Babcock; Jeffrey A. ; et al.	2008-06-05
Semiconductor Device Having A First Bipolar Device And A Second Bipolar Device And Method For Fabrication App 20070207585 - El-Kareh; Badih ; et al.	2007-09-06
Integrated stacked capacitor and method of fabricating same Grant 7,227,241 - Dirnecker , et al. June 5, 2	2007-06-05
Method of fabricating an epitaxial silicon-germanium layer and an integrated semiconductor device comprising an epitaxial arsenic in-situ doped silicon-germanium layer Grant 7,217,322 - Babcock , et al. May 15, 2	2007-05-15
Advanced CMOS using super steep retrograde wells Grant 7,199,430 - Babcock , et al. April 3, 2	2007-04-03
Stacked capacitor and method of fabricating same App 20070069269 - Balster; Scott ; et al.	2007-03-29
Method of producing complementary SiGe bipolar transistors Grant 7,192,838 - Steinmann , et al. March 20, 2	2007-03-20
Method of fabricating complementary bipolar transistors with SiGe base regions Grant 7,144,789 - El-Kareh , et al. December 5, 2	2006-12-05
Stacked capacitor and method for fabricating same Grant 7,130,182 - Balster , et al. October 31, 2	2006-10-31
Method of fabricating an integrated silicon-germanium heterobipolar transistor and an integrated silicon-germanium heterobipolar transistor Grant 7,118,981 - Haeusler , et al. October 10, 2	2006-10-10
Advanced CMOS using Super Steep Retrograde Wells App 20060197158 - Babcock; Jeffrey A. ; et al.	2006-09-07
Advanced CMOS using super steep retrograde wells App 20060175657 - Babcock; Jeffrey A. ; et al.	2006-08-10
Advanced CMOS using super steep retrograde wells Grant 7,064,399 - Babcock , et al. June 20, 2	2006-06-20
Integrated BiCMOS semiconductor circuit App 20060073672 - Steinmann; Philipp ; et al.	2006-04-06
On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits App 20050258990 - Babcock, Jeffrey A. ; et al.	2005-11-24
On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits Grant 6,958,523 - Babcock , et al. October 25, 2	2005-10-25
Control of phosphorus profile by carbon in-situ doping for high performance vertical PNP transistor App 20050118771 - Yasuda, Hiroshi ; et al.	2005-06-02
Bipolar junction transistor with a counterdoped collector region Grant 6,894,366 - Howard , et al. May 17, 2	2005-05-17
Method of fabricating an epitaxial silicon-germanium layer and an integrated semiconductor device comprising an epitaxial arsenic in-situ doped silicon-germanium layer App 20050098093 - Babcock, Jeffrey A. ; et al.	2005-05-12
Method of producing complementary sige bipolar transistors App 20050054170 - Steinmann, Philipp ; et al.	2005-03-10
Method of fabricating complementary bipolar transistors with SiGe base regions App 20050014341 - El-Kareh, Badih ; et al.	2005-01-20
Integrated stacked capacitor and method of fabricating same App 20050006687 - Dirnecker, Christoph ; et al.	2005-01-13
Method of fabricating an integrated silicon-germanium heterobipolar transistor and an integrated silicon-germanium heterobipolar transistor App 20050001236 - Haeusler, Alfred ; et al.	2005-01-06
Stacked capacitor and method for fabricating same App 20040264100 - Balster, Scott ; et al.	2004-12-30
Bipolar junction transistor App 20020041008 - Howard, Gregory E. ; et al.	2002-04-11
Advanced CMOS using super steep retrograde wells App 20020033511 - Babcock, Jeffrey A. ; et al.	2002-03-21
On chip heating for electrical trimming of polysilicon and polysilicon-silicon-germanium resistors and electrically programmable fuses for integrated circuits App 20020033519 - Babcock, Jeffrey A. ; et al.	2002-03-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.