Bajor; George

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bajor; George.The latest application filed is for "bicmos process with low temperature coefficient resistor (tcrl)".

Company Profile

0.15.3

Bajor; George - Melbourne FL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
BICMOS process with low temperature coefficient resistor (TCRL) Grant 6,812,108 - Hemmenway , et al. November 2, 2	2004-11-02
BiCMOS process with low temperature coefficient resistor (TCRL) App 20030157778 - Hemmenway, Donald ; et al.	2003-08-21
Co-patterning thin-film resistors of different compositions with a conductive hard mask and method for same Grant 6,441,447 - Czagas , et al. August 27, 2	2002-08-27
Wafer trench article and process App 20020076915 - Begley, Patrick Anthony ; et al.	2002-06-20
Wafer Trench Article And Process App 20010045614 - BEGLEY, PATRICK ANTHONY ; et al.	2001-11-29
High frequency analog transistors, method of fabrication and circuit implementation Grant 5,892,264 - Davis , et al. April 6, 1	1999-04-06
High frequency analog transistors method of fabrication and circuit implementation Grant 5,807,780 - Davis , et al. September 15, 1	1998-09-15
Bonded wafer Grant 5,744,852 - Linn , et al. April 28, 1	1998-04-28
High frequency analog transistors, method of fabrication and circuit implementation Grant 5,668,397 - Davis , et al. September 16, 1	1997-09-16
Method of forming P-type islands over P-type buried layer Grant 5,633,180 - Bajor May 27, 1	1997-05-27
Bonded wafer and method of fabrication thereof Grant 5,603,779 - Linn , et al. February 18, 1	1997-02-18
Method for forming recessed oxide isolation containing deep and shallow trenches Grant 5,504,033 - Bajor , et al. April 2, 1	1996-04-02
Methods for forming a transistor having an emitter with enhanced efficiency Grant 5,395,774 - Bajor , et al. March 7, 1	1995-03-07
Method for forming recessed oxide isolation containing deep and shallow trenches Grant 5,382,541 - Bajor , et al. January 17, 1	1995-01-17
Method of fabrication of isolated islands for complementary bipolar devices Grant 4,900,689 - Bajor , et al. February 13, 1	1990-02-13
Double epitaxial method of fabricating semiconductor devices on bonded wafers Grant 4,897,362 - Delgado , et al. January 30, 1	1990-01-30
Using a rapid thermal process for manufacturing a wafer bonded soi semiconductor Grant 4,771,016 - Bajor , et al. September 13, 1	1988-09-13
Method for making a programmable vertical silicide fuse Grant 4,670,970 - Bajor June 9, 1	1987-06-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.