loadpatents
name:-0.019008159637451
name:-0.020971059799194
name:-0.010054111480713
Bains; Kuljit Singh Patent Filings

Bains; Kuljit Singh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Bains; Kuljit Singh.The latest application filed is for "apparatus and method for performing persistent write operations using a persistent write command".

Company Profile
7.15.19
  • Bains; Kuljit Singh - Olympia WA
  • Bains; Kuljit Singh - DuPont WA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus And Method For Performing Persistent Write Operations Using A Persistent Write Command
App 20220050600 - RAMANUJAN; Raj ;   et al.
2022-02-17
Apparatus and method for performing persistent write operations using a persistent write command
Grant 11,194,524 - Ramanujan , et al. December 7, 2
2021-12-07
Persistent write data for energy-backed memory
Grant 11,016,669 - Bains , et al. May 25, 2
2021-05-25
Write credits management for non-volatile memory
Grant 10,996,888 - Bains , et al. May 4, 2
2021-05-04
Providing single data rate (SDR) mode or double data rate (DDR) mode for the command and address (CA) bus of registering clock drive (RCD) for dynamic random access memory (DRAM)
Grant 10,884,639 - Wang , et al. January 5, 2
2021-01-05
Providing extended dynamic random access memory (DRAM) burst lengths in processor-based systems
Grant 10,503,435 - Bains , et al. Dec
2019-12-10
Persistent Write Data For Energy-backed Memory
App 20190339865 - BAINS; Kuljit Singh ;   et al.
2019-11-07
Write Credits Management For Non-volatile Memory
App 20190129656 - BAINS; Kuljit Singh ;   et al.
2019-05-02
Persistent Writes For Non-volatile Memory
App 20190087096 - RAMANUJAN; Raj ;   et al.
2019-03-21
Providing Single Data Rate (sdr) Mode Or Double Data Rate (ddr) Mode For The Command And Address (ca) Bus Of Registering Clock Drive (rcd) For Dynamic Random Access Memory (dram)
App 20180246665 - Wang; Liyong ;   et al.
2018-08-30
Providing Extended Dynamic Random Access Memory (dram) Burst Lengths In Processor-based Systems
App 20180157441 - Bains; Kuljit Singh ;   et al.
2018-06-07
Reduction of power consumption in memory devices during refresh modes
Grant 9,984,737 - Cox , et al. May 29, 2
2018-05-29
Delay-compensated error indication signal
Grant 9,710,323 - Bains , et al. July 18, 2
2017-07-18
Reduction Of Power Consumption In Memory Devices During Refresh Modes
App 20170169881 - COX; Christopher E. ;   et al.
2017-06-15
Timing optimization for memory devices employing error detection coded transactions
Grant 9,619,316 - Bains April 11, 2
2017-04-11
Reduction of power consumption in memory devices during refresh modes
Grant 9,536,588 - Cox , et al. January 3, 2
2017-01-03
Reduction Of Power Consumption In Memory Devices During Refresh Modes
App 20160300606 - COX; Christopher E. ;   et al.
2016-10-13
Timing Optimization For Memory Devices Employing Error Detection Coded Transactions
App 20150058706 - Bains; Kuljit Singh
2015-02-26
Reduction Of Power Consumption In Memory Devices During Refresh Modes
App 20140301152 - Cox; Christopher E. ;   et al.
2014-10-09
Interchangeable connection arrays for double-sided DIMM placement
Grant 8,775,991 - Leddige , et al. July 8, 2
2014-07-08
Delay-compensated Error Indication Signal
App 20140013168 - Bains; Kuljit Singh ;   et al.
2014-01-09
Interchangeable Connection Arrays For Double-sided Dimm Placement
App 20130341790 - Leddige; Michael W. ;   et al.
2013-12-26
Interchangeable connection arrays for double-sided DIMM placement
Grant 8,438,515 - Leddige , et al. May 7, 2
2013-05-07
Interchangeable Connection Arrays For Double-sided Dimm Placement
App 20120199973 - Leddige; Michael W. ;   et al.
2012-08-09
Interchangeable connection arrays for double-sided DIMM placement
Grant 8,099,687 - Leddige , et al. January 17, 2
2012-01-17
Interchangeable connection arrays for double-sided DIMM placement
App 20080062734 - Leddige; Michael W. ;   et al.
2008-03-13
Interchangeable connection arrays for double-sided memory module placement
App 20050195629 - Leddige, Michael W. ;   et al.
2005-09-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed