loadpatents
name:-0.015464067459106
name:-0.0079109668731689
name:-0.00043487548828125
Baek; Kyoung-Yun Patent Filings

Baek; Kyoung-Yun

Patent Applications and Registrations

Patent applications and USPTO patent grants for Baek; Kyoung-Yun.The latest application filed is for "method for designing and manufacturing an integrated circuit, system for carrying out the method, and system for verifying an integrated circuit".

Company Profile
0.9.15
  • Baek; Kyoung-Yun - Suwon KR
  • Baek; Kyoung-Yun - Suwon-si KR
  • Baek; Kyoung-Yun - Anyang-si KR
  • Baek; Kyoung-Yun - Gyeonggi-do KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method for designing and manufacturing an integrated circuit, system for carrying out the method, and system for verifying an integrated circuit
Grant 9,965,579 - Park , et al. May 8, 2
2018-05-08
Method of manufacturing semiconductor device
Grant 9,431,245 - Jung , et al. August 30, 2
2016-08-30
Method For Designing And Manufacturing An Integrated Circuit, System For Carrying Out The Method, And System For Verifying An Integrated Circuit
App 20150302135 - PARK; Chul-Hong ;   et al.
2015-10-22
Method Of Manufacturing Semiconductor Device
App 20150104887 - JUNG; JEE-EUN ;   et al.
2015-04-16
Method of fabricating semiconductor device
Grant 8,689,150 - Jung , et al. April 1, 2
2014-04-01
Method Of Fabricating Semiconductor Device
App 20120220058 - JUNG; Jee-eun ;   et al.
2012-08-30
Cell structure for a semiconductor memory device and method of fabricating the same
Grant 8,084,801 - Baek , et al. December 27, 2
2011-12-27
Semiconductor memory devices including offset bit lines
Grant 8,013,374 - Goo , et al. September 6, 2
2011-09-06
Semiconductor memory devices including diagonal bit lines
Grant 8,013,375 - Goo , et al. September 6, 2
2011-09-06
Method of generating layout of semiconductor device
App 20110029936 - Baek; Kyoung-yun ;   et al.
2011-02-03
Cell structure for a semiconductor memory device and method of fabricating the same
App 20100096681 - Baek; Kyoung-Yun ;   et al.
2010-04-22
Semiconductor Memory Devices Including Diagonal Bit Lines
App 20090218610 - Goo; Don-Hoon ;   et al.
2009-09-03
Semiconductor Memory Devices Including Extended Memory Elements
App 20090218654 - Goo; Don-Hoon ;   et al.
2009-09-03
Semiconductor Memory Devices Including Offset Bit Lines
App 20090218609 - Goo; Doo-Hoon ;   et al.
2009-09-03
Semiconductor memory devices including offset active regions
Grant 7,547,936 - Goo , et al. June 16, 2
2009-06-16
Cell structure for a semiconductor memory device and method of fabricating the same
App 20070096155 - Baek; Kyoung-Yun ;   et al.
2007-05-03
MOS transistor and method of manufacturing the same
App 20070007600 - Baek; Kyoung-Yun ;   et al.
2007-01-11
Method of manufacturing a pattern structure and method of forming a trench using the same
App 20070009838 - You; Ji-Yong ;   et al.
2007-01-11
Photoresist pattern, method of fabricating the same, and method of assuring the quality thereof
App 20060105476 - Choi; Yeon-Dong ;   et al.
2006-05-18
Semiconductor memory devices including offset active regions
App 20060076599 - Goo; Doo-Hoon ;   et al.
2006-04-13
Photoresist pattern, method of fabricating the same, and method of assuring the quality thereof
Grant 7,012,031 - Choi , et al. March 14, 2
2006-03-14
Photoresist pattern, method of fabricating the same, and method of assuring the quality thereof
App 20050153466 - Choi, Yeon-Dong ;   et al.
2005-07-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed