Azimi; Mani

Patent Applications and Registrations

Patent applications and USPTO patent grants for Azimi; Mani.The latest application filed is for "instruction set for supporting wide scalar pattern matches".

Company Profile

1.17.15

Azimi; Mani - Menlo Park CA
Azimi; Mani - Redwood City CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Instruction set for supporting wide scalar pattern matches Grant 10,048,966 - Thantry , et al. August 14, 2	2018-08-14
Instruction Set For Supporting Wide Scalar Pattern Matches App 20170242703 - Thantry; Hariharan L. ; et al.	2017-08-24
Modular decoupled crossbar for on-chip router Grant 9,674,114 - Park , et al. June 6, 2	2017-06-06
Compressing execution cycles for divergent execution in a single instruction multiple data (SIMD) processor Grant 9,606,797 - Vaidya , et al. March 28, 2	2017-03-28
Instruction set for supporting wide scalar pattern matches Grant 9,542,186 - Thantry , et al. January 10, 2	2017-01-10
Scalable coherence for multi-core processors Grant 9,424,191 - Cherukuri , et al. August 23, 2	2016-08-23
Techniques for enabling bit-parallel wide string matching with a SIMD register Grant 9,424,031 - Thantry , et al. August 23, 2	2016-08-23
Region based technique for accurately predicting memory accesses Grant 9,418,011 - Soares , et al. August 16, 2	2016-08-16
Instruction Set For Supporting Wide Scalar Pattern Matches App 20160026466 - Thantry; Hariharan L. ; et al.	2016-01-28
Instruction set for supporting wide scalar pattern matches Grant 9,152,419 - Thantry , et al. October 6, 2	2015-10-06
Replacing cache lines in a cache memory based at least in part on cache coherency state information Grant 8,990,506 - Cherukuri , et al. March 24, 2	2015-03-24
Modular Decoupled Crossbar For On-chip Router App 20140376557 - Park; Dongkonk ; et al.	2014-12-25
Techniques For Enabling Bit-parallel Wide String Matching With A Simd Register App 20140281371 - THANTRY; HARIHARAN ; et al.	2014-09-18
Compressing Execution Cycles For Divergent Execution In A Single Instruction Multiple Data (SIMD) Processor App 20140181477 - Vaidya; Aniruddha S. ; et al.	2014-06-26
Instruction Set For Supporting Wide Scalar Pattern Matches App 20140173255 - Thantry; Hariharan L. ; et al.	2014-06-19
Apparatus and method for improving data prefetching efficiency using history based prefetching Grant 8,683,136 - Cherukuri , et al. March 25, 2	2014-03-25
Scalable Coherence For Multi-core Processors App 20140006714 - Cherukuri; Naveen ; et al.	2014-01-02
Apparatus And Method For Improving Data Prefetching Efficiency Using History Based Prefetching App 20120166733 - Cherukuri; Naveen ; et al.	2012-06-28
Region Based Technique For Accurately Predicting Memory Accesses App 20110320762 - Soares; Livio B. ; et al.	2011-12-29
Replacing Cache Lines In A Cache Memory App 20110145506 - Cherukuri; Naveen ; et al.	2011-06-16
Mechanism for delivering interrupt messages Grant 6,263,397 - Wu , et al. July 17, 2	2001-07-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.