loadpatents
name:-0.0033981800079346
name:-0.018151044845581
name:-0.0019321441650391
Awane, Katunobu Patent Filings

Awane, Katunobu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Awane, Katunobu.The latest application filed is for "manufacturing method of display device".

Company Profile
0.15.1
  • Awane, Katunobu - Nara JP
  • Awane; Katunobu - Ikoma JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Manufacturing method of display device
App 20010006411 - Awane, Katunobu ;   et al.
2001-07-05
Active matrix display device
Grant 6,229,531 - Nakajima , et al. May 8, 2
2001-05-08
Method of manufacturing a semiconductor device
Grant 6,211,535 - Yamamoto , et al. April 3, 2
2001-04-03
Electro-optical device and method of fabricating same
Grant 6,118,506 - Yamazaki , et al. September 12, 2
2000-09-12
Active matrix electro-optical device
Grant 6,108,056 - Nakajima , et al. August 22, 2
2000-08-22
Active matrix electro-optical device
Grant 5,982,348 - Nakajima , et al. November 9, 1
1999-11-09
Method of forming semiconductor device
Grant 5,926,735 - Yamazaki , et al. July 20, 1
1999-07-20
Electro-optical device and method of fabricating same
Grant 5,815,226 - Yamazaki , et al. September 29, 1
1998-09-29
Liquid crystal display device with a polymer between liquid crystal regions
Grant 5,473,450 - Yamada , et al. December 5, 1
1995-12-05
Method of manufacturing monocrystalline thin-film
Grant 4,801,351 - Awane , et al. January 31, 1
1989-01-31
Metal-based organic film substrate
Grant 4,764,413 - Nukii , et al. August 16, 1
1988-08-16
Thin assembly for wiring substrate
Grant 4,544,989 - Nakabu , et al. October 1, 1
1985-10-01
Thin structure of display panel
Grant 4,514,042 - Nukii , et al. April 30, 1
1985-04-30
Integration of high voltage driver and low voltage logic in a semiconductor device
Grant 4,194,214 - Awane , et al. * March 18, 1
1980-03-18
High voltage, low on-resistance diffusion-self-alignment metal oxide semiconductor device and manufacture thereof
Grant 4,058,822 - Awane , et al. November 15, 1
1977-11-15
Method For Manufacturing Semiconductor Device
Grant 3,771,219 - Tuzi , et al. November 13, 1
1973-11-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed