Atsatt; Sean

Patent Applications and Registrations

Patent applications and USPTO patent grants for Atsatt; Sean.The latest application filed is for "stacked programmable integrated circuitry with smart memory".

Company Profile

3.10.9

Atsatt; Sean - Santa Cruz CA
Atsatt; Sean - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Stacked Programmable Integrated Circuitry With Smart Memory App 20220231689 - Atsatt; Sean	2022-07-21
Stacked programmable integrated circuitry with smart memory Grant 11,296,705 - Atsatt April 5, 2	2022-04-05
Three Dimensional Programmable Logic Circuit Systems And Methods App 20210313988 - Weber; Scott ; et al.	2021-10-07
Coarse-grain programmable routing network for logic devices Grant 11,121,715 - Wallichs , et al. September 14, 2	2021-09-14
Configuration of a programmable device Grant 10,938,620 - Ho , et al. March 2, 2	2021-03-02
Stacked Programmable Integrated Circuitry With Smart Memory App 20210058086 - Atsatt; Sean	2021-02-25
Coarse-grain Programmable Routing Network For Logic Devices App 20200395942 - Wallichs; Gary ; et al.	2020-12-17
Stacked programmable integrated circuitry with smart memory Grant 10,749,528 - Atsatt A	2020-08-18
Coarse-grain programmable routing network for logic devices Grant 10,587,270 - Wallichs , et al.	2020-03-10
State visibility and manipulation in integrated circuits Grant 10,515,165 - Hutton , et al. Dec	2019-12-24
Stacked Programmable Integrated Circuitry With Smart Memory App 20190379380 - Atsatt; Sean	2019-12-12
Configuration Of A Programmable Device App 20190342141 - Ho; Eng Ling ; et al.	2019-11-07
Coarse-grain Programmable Routing Network For Logic Devices App 20190296744 - Wallichs; Gary ; et al.	2019-09-26
Configuration of a programmable device Grant 10,355,909 - Ho , et al. July 16, 2	2019-07-16
Circuit design implementations in secure partitions of an integrated circuit Grant 9,946,826 - Atsatt , et al. April 17, 2	2018-04-17
State Visibility And Manipulation In Integrated Circuits App 20170262563 - Hutton; Michael ; et al.	2017-09-14
State visibility and manipulation in integrated circuits Grant 9,697,318 - Hutton , et al. July 4, 2	2017-07-04
State Visibility And Manipulation In Integrated Circuits App 20170103157 - Hutton; Michael ; et al.	2017-04-13
Techniques for using scan storage circuits Grant 9,588,176 - Hutton , et al. March 7, 2	2017-03-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.