Atrash; Amer Hani
Patent Applications and Registrations
Patent applications and USPTO patent grants for Atrash; Amer Hani.The latest application filed is for "systems and methods for adding a delay to a signal".
- Atrash; Amer Hani - Dallas TX
| Patent | Date |
|---|---|
| Active skew control of a digital phase-lock loop using delay lock-loops Grant 7,814,450 - Sperlich , et al. October 12, 2 | 2010-10-12 |
| Current mirror with circuitry that allows for over voltage stress testing Grant 7,439,796 - Atrash , et al. October 21, 2 | 2008-10-21 |
| Systems and Methods for Adding a Delay to a Signal App 20080157840 - Sperlich; Roland ; et al. | 2008-07-03 |
| A Current Mirror with Circuitry That Allows for Over Voltage Stress Testing App 20080122475 - Atrash; Amer Hani ; et al. | 2008-05-29 |
| Low-Offset, Wide Common Mode Range, Cascoded-Gain Single Stage Amplifier App 20070241819 - Dake; Luthuli E. ; et al. | 2007-10-18 |
| Temperature-independent amplifier offset trim circuit Grant 7,109,697 - Atrash , et al. September 19, 2 | 2006-09-19 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 