ASHRAFZADEH; Ahmad

Patent Applications and Registrations

Patent applications and USPTO patent grants for ASHRAFZADEH; Ahmad.The latest application filed is for "methods and systems for managing multi-cell batteries".

Company Profile

5.14.14

ASHRAFZADEH; Ahmad - Morgan Hill CA
Ashrafzadeh; Ahmad - Sunnyvale CA
Ashrafzadeh, Ahmad - Newport Beach CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods And Systems For Managing Multi-cell Batteries App 20210151834 - ASHRAFZADEH; Ahmad	2021-05-20
Methods and systems for managing multi-cell batteries Grant 10,964,928 - Ashrafzadeh March 30, 2	2021-03-30
Isolation between semiconductor components Grant 10,446,498 - Constantino , et al. Oc	2019-10-15
Wafer level package device formed using a wafer level lead frame on a carrier wafer having a similar coefficient of thermal expansion as an active wafer Grant 10,304,758 - Thambidurai , et al.	2019-05-28
Methods and Systems for Managing Multi-Cell Batteries App 20190148701 - Ashrafzadeh; Ahmad	2019-05-16
Isolation Between Semiconductor Components App 20170373008 - CONSTANTINO; John ; et al.	2017-12-28
Isolation between semiconductor components Grant 9,735,112 - Constantino , et al. August 15, 2	2017-08-15
Technique for wafer-level processing of QFN packages Grant 9,472,451 - Khandekar , et al. October 18, 2	2016-10-18
Isolation Between Semiconductor Components App 20150200162 - CONSTANTINO; John ; et al.	2015-07-16
Technique For Wafer-level Processing Of Qfn Packages App 20150028475 - Khandekar; Viren ; et al.	2015-01-29
Methods And Apparatus Related To An Improved Package Including A Semiconductor Die App 20140312458 - ASHRAFZADEH; Ahmad ; et al.	2014-10-23
Techniques for wafer-level processing of QFN packages Grant 8,860,222 - Khandekar , et al. October 14, 2	2014-10-14
Vertical MOSFET device Grant 8,629,499 - Ashrafzadeh January 14, 2	2014-01-14
Techniques For Wafer-level Processing Of Qfn Packages App 20130161817 - Khandekar; Viren ; et al.	2013-06-27
Vertical Mosfet With Through-body Via For Gate App 20120292691 - Ashrafzadeh; Ahmad	2012-11-22
Vertical MOSFET with through-body via for gate Grant 8,188,541 - Ashrafzadeh May 29, 2	2012-05-29
Vertical Mosfet with Through-Body Via for Gate App 20110227153 - Ashrafzadeh; Ahmad	2011-09-22
Integrated circuit packages incorporating an inductor and methods Grant 7,969,002 - Ashrafzadeh , et al. June 28, 2	2011-06-28
Vertical MOSFET with through-body via for gate Grant 7,910,992 - Ashrafzadeh March 22, 2	2011-03-22
Integrated Circuit Packages Incorporating an Inductor and Methods App 20100102416 - Ashrafzadeh; Ahmad ; et al.	2010-04-29
Vertical Mosfet With Through-body Via For Gate App 20100013011 - Ashrafzadeh; Ahmad	2010-01-21
Programmable calibration circuit for power supply current sensing and droop loss compensation Grant 7,580,805 - Tabaian , et al. August 25, 2	2009-08-25
Programmable Calibration Circuit For Power Supply Current Sensing And Droop Loss Compensation App 20080231342 - Tabaian; Fereydun ; et al.	2008-09-25
Programmable calibration circuit for power supply current sensing and droop loss compensation Grant 7,383,145 - Tabaian , et al. June 3, 2	2008-06-03
Programmable calibration circuit for power supply current sensing and droop loss compensation App 20060149486 - Tabaian; Fereydun ; et al.	2006-07-06
Programmable calibration circuit for power supply current sensing and droop loss compensation Grant 7,027,944 - Tabaian , et al. April 11, 2	2006-04-11
Programmable calibration circuit for power supply current sensing and droop loss compensation App 20050024035 - Tabaian, Fereydun ; et al.	2005-02-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.