Patent | Date |
---|
Method, System And Apparatus For Dual Mode Operation Of A Converter App 20160308552 - Ashmore, JR.; Benjamin H. | 2016-10-20 |
Method, system and apparatus for dual mode operation of a converter Grant 9,344,109 - Ashmore, Jr. May 17, 2 | 2016-05-17 |
Method, System And Apparatus For Dual Mode Operation Of A Converter App 20150244392 - Ashmore, JR.; Benjamin H. | 2015-08-27 |
Method, system and apparatus for dual mode operation of a converter Grant 9,013,338 - Ashmore, Jr. April 21, 2 | 2015-04-21 |
Method, System And Apparatus For Dual Mode Operation Of A Converter App 20120256775 - Ashmore, JR.; Benjamin H. | 2012-10-11 |
Method, system and apparatus for operation of a converter Grant 8,228,220 - Ashmore, Jr. July 24, 2 | 2012-07-24 |
Method, System And Apparatus For Operation Of A Converter App 20110205094 - Ashmore, JR.; Benjamin H. | 2011-08-25 |
Method, system and apparatus for dual mode operation of a converter Grant 7,956,777 - Ashmore, Jr. June 7, 2 | 2011-06-07 |
Method, System And Apparatus For Dual Mode Operation Of A Converter App 20090237280 - Ashmore, JR.; Benjamin H. | 2009-09-24 |
Method, system and apparatus for dual mode operation of a converter Grant 7,551,109 - Ashmore, Jr. June 23, 2 | 2009-06-23 |
Reading data from a memory with a memory access controller Grant 7,069,485 - Whetsel, Jr. , et al. June 27, 2 | 2006-06-27 |
Integrated circuit with serial I/O controller Grant 6,675,333 - Whetsel, Jr. , et al. January 6, 2 | 2004-01-06 |
Serial data input/output method and apparatus Grant 5,687,179 - Whetsel, Jr. , et al. November 11, 1 | 1997-11-11 |
On-chip operation control for memories Grant 5,491,660 - Ashmore, Jr. February 13, 1 | 1996-02-13 |
Segmented, multiple-decoder memory array and method for programming a memory array Grant 5,313,432 - Lin , et al. May 17, 1 | 1994-05-17 |
Nonvolatile memory array wordline driver circuit with voltage translator circuit Grant 5,287,536 - Schreck , et al. February 15, 1 | 1994-02-15 |
Method and circuitry for masking data in a memory device Grant 5,267,204 - Ashmore, Jr. November 30, 1 | 1993-11-30 |
Erasure of eeprom memory arrays to prevent over-erased cells Grant 5,132,935 - Ashmore, Jr. July 21, 1 | 1992-07-21 |
Integrated-circuit configuration having fast local access time Grant 5,010,522 - Ashmore, Jr. April 23, 1 | 1991-04-23 |
Integrated programmable bit circuit using single-level poly construction Grant 4,866,307 - Ashmore, Jr. September 12, 1 | 1989-09-12 |
Single-level poly programmable bit circuit Grant 4,862,019 - Ashmore, Jr. August 29, 1 | 1989-08-29 |
Integrated programmable bit circuit with minimal power requirement Grant 4,829,203 - Ashmore, Jr. May 9, 1 | 1989-05-09 |