loadpatents
name:-0.005051851272583
name:-0.0062618255615234
name:-0.0013320446014404
ASHCRAFT; Matthew Patent Filings

ASHCRAFT; Matthew

Patent Applications and Registrations

Patent applications and USPTO patent grants for ASHCRAFT; Matthew.The latest application filed is for "absorbent laminate including a spunlace nonwoven layer, absorbent cores with such laminates, and absorbent articles with such absorbent cores".

Company Profile
1.6.5
  • ASHCRAFT; Matthew - Raleigh NC
  • Ashcraft; Matthew - Belmont CA
  • Ashcraft; Matthew - Santa Clara CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Absorbent Laminate Including A Spunlace Nonwoven Layer, Absorbent Cores With Such Laminates, And Absorbent Articles With Such Absorbent Cores
App 20220265488 - CHMIELEWSKI; Harry J. ;   et al.
2022-08-25
Hazard prediction for a group of memory access instructions using a buffer associated with branch prediction
Grant 11,093,401 - Ashcraft , et al. August 17, 2
2021-08-17
Dryness Layer Laminate For Absorbent Articles
App 20190358097 - CHMIELEWSKI; Harry ;   et al.
2019-11-28
Allocation of load instruction(s) to a queue buffer in a processor system based on prediction of an instruction pipeline hazard
Grant 9,880,849 - Ashcraft , et al. January 30, 2
2018-01-30
Hazard Prediction For A Group Of Memory Access Instructions Using A Buffer Associated With Branch Prediction
App 20150324203 - Ashcraft; Matthew ;   et al.
2015-11-12
Implementation Of Load Acquire/store Release Instructions Using Load/store Operation With Dmb Operation
App 20150317158 - Ashcraft; Matthew ;   et al.
2015-11-05
Allocation Of Load Instruction(s) To A Queue Buffer In A Processor System Based On Prediction Of An Instruction Pipeline Hazard
App 20150160945 - Ashcraft; Matthew ;   et al.
2015-06-11
System and method for ensuring coherency in trace execution
Grant 8,032,710 - Ashcraft , et al. October 4, 2
2011-10-04
Prediction of data values read from memory by a microprocessor using a dynamic confidence threshold
Grant 7,856,548 - Nelson , et al. December 21, 2
2010-12-21
Promoting and appending traces in an instruction processing circuit based upon a bias value
Grant 7,814,298 - Thaik , et al. October 12, 2
2010-10-12
Prediction of data values read from memory by a microprocessor using the storage destination of a load operation
Grant 7,788,473 - Nelson , et al. August 31, 2
2010-08-31
Company Registrations

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed