Asbeck; Peter M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Asbeck; Peter M..The latest application filed is for "method for enhancing power amplifier efficiency and linearity and power amplifier".

Company Profile

0.9.7

Asbeck; Peter M. - Del Mar CA
Asbeck; Peter M. - San Diego CA
Asbeck; Peter M. - Thousand Oaks CA
Asbeck; Peter M. - Newbury Park CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method For Enhancing Power Amplifier Efficiency And Linearity And Power Amplifier App 20220263475 - Asbeck; Peter M. ; et al.	2022-08-18
Supply-modulated RF power amplifier and RF amplification methods Grant 8,159,295 - Asbeck , et al. April 17, 2	2012-04-17
Radio transmission frequency digital signal generation Grant 7,953,174 - Asbeck , et al. May 31, 2	2011-05-31
Supply-modulated Rf Power Amplifier And Rf Amplification Methods App 20100295613 - Asbeck; Peter M. ; et al.	2010-11-25
Substrate driven field-effect transistor Grant 7,439,556 - Brar , et al. October 21, 2	2008-10-21
Substrate driven field-effect transistor App 20060226477 - Brar; Berinder P. S. ; et al.	2006-10-12
HBT with nitrogen-containing current blocking base collector interface and method for current blocking Grant 6,674,103 - Tu , et al. January 6, 2	2004-01-06
Radio transmission frequency digital signal generation App 20030210746 - Asbeck, Peter M. ; et al.	2003-11-13
Gallium nitride-based HFET and a method for fabricating a gallium nitride-based HFET Grant 6,624,452 - Yu , et al. September 23, 2	2003-09-23
Methods and apparatus for a composite collector double heterojunction bipolar transistor Grant 6,563,145 - Chang , et al. May 13, 2	2003-05-13
High performance bipolar transistor App 20020132435 - Zampardi, Peter J. ; et al.	2002-09-19
HBT with nitrogen-containing current blocking base collector interface and method for current blocking App 20020079511 - Tu, Charles W. ; et al.	2002-06-27
Gallium nitride-based HFET and a method for fabricating a gallium nitride-based HFET App 20020036287 - Yu, Edward T. ; et al.	2002-03-28
Self-aligned, self-passivated advanced dual lift-off heterojunction bipolar transistor method Grant 5,185,274 - Chang , et al. February 9, 1	1993-02-09
Self-aligned dielectric assisted planarization process Grant 4,996,165 - Chang , et al. February 26, 1	1991-02-26
Dual lift-off self aligning process for making heterojunction bipolar transistors Grant 4,731,340 - Chang , et al. March 15, 1	1988-03-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.