ASAO; Kazuki

Patent Applications and Registrations

Patent applications and USPTO patent grants for ASAO; Kazuki.The latest application filed is for "method for determining success or failure of nucleic acid amplification, device for determining success or failure of nucleic acid amplification, and nucleic acid amplification analysis system".

Company Profile

2.7.6

ASAO; Kazuki - Kobe-shi JP
Asao; Kazuki - Kobe JP
Asao; Kazuki - Kanagawa JP
Asao; Kazuki - Tokyo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method For Determining Success Or Failure Of Nucleic Acid Amplification, Device For Determining Success Or Failure Of Nucleic Acid Amplification, And Nucleic Acid Amplification Analysis System App 20210301332 - ASAO; Kazuki ; et al.	2021-09-30
Specimen transport apparatus, specimen measurement apparatus, specimen transport method, and holder Grant 10,948,507 - Sasaki , et al. March 16, 2	2021-03-16
Specimen Processing Apparatus, Specimen Measurement System And Method For Processing Specimen App 20210053050 - YAMADA; Kazuhiro ; et al.	2021-02-25
Specimen Transport Apparatus, Specimen Measurement Apparatus, Specimen Transport Method, And Holder App 20180149667 - SASAKI; Yuto ; et al.	2018-05-31
Method for adjusting position of aspirator and sample processing apparatus Grant 9,733,265 - Okuyama , et al. August 15, 2	2017-08-15
Automated analyzer with cover detection Grant 9,562,920 - Asao , et al. February 7, 2	2017-02-07
Sample crushing apparatus Grant D744,553 - Shibata , et al. December 1, 2	2015-12-01
Container for storing dispensing tip Grant D743,047 - Asao , et al. November 10, 2	2015-11-10
Method For Adjusting Position Of Aspirator And Sample Processing Apparatus App 20150114140 - OKUYAMA; Takeo ; et al.	2015-04-30
Analyzer, Analyzing Method, And Tip Container App 20150093754 - ASAO; Kazuki ; et al.	2015-04-02
Method and design system of semiconductor integrated circuit App 20080066035 - Asao; Kazuki	2008-03-13
Semiconductor circuit, delay adjustment method therefor and layout method therefor Grant 6,456,137 - Asao September 24, 2	2002-09-24
Method of calculating a parasitic load in a semiconductor integrated circuit Grant 5,847,967 - Asao December 8, 1	1998-12-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.